{"id":4513,"date":"2019-02-11T13:24:03","date_gmt":"2019-02-11T10:24:03","guid":{"rendered":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/"},"modified":"2026-07-06T08:29:36","modified_gmt":"2026-07-06T05:29:36","slug":"fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu","status":"publish","type":"post","link":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/","title":{"rendered":"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c &#8212; \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog"},"content":{"rendered":"<p style=\"text-align:justify;\">\u041e\u0441\u043d\u043e\u0432\u044b \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II \u0434\u043b\u044f FPGA \u0441 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u043e\u0432\u0430\u043d\u0438\u0435\u043c \u044f\u0437\u044b\u043a\u043e\u0432 VHDL \u0438 Verilog. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441\u0430 \u0434\u0432\u0443\u0445 \u044f\u0437\u044b\u043a\u043e\u0432 \u043d\u0430 \u043f\u0440\u0438\u043c\u0435\u0440\u0435 &#8216;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#8217;.<\/p>\n<p><!--more--><\/p>\n<div style=\"text-align:justify;\">\n<p>\u0421\u0430\u043c\u044b\u043c\u0438 \u043f\u043e\u043f\u0443\u043b\u044f\u0440\u043d\u044b\u043c\u0438 \u044f\u0437\u044b\u043a\u0430\u043c\u0438 \u043e\u043f\u0438\u0441\u0430\u043d\u0438\u044f \u0446\u0438\u0444\u0440\u043e\u0432\u043e\u0439 \u0430\u043f\u043f\u0430\u0440\u0430\u0442\u0443\u0440\u044b \u044f\u0432\u043b\u044f\u044e\u0442\u0441\u044f <strong>VHDL <\/strong>\u0438 <strong>Verilog<\/strong>. \u0412 \u044d\u0442\u043e\u0439 \u0441\u0442\u0430\u0442\u044c\u0435 \u044f \u043f\u043e\u0441\u0442\u0430\u0440\u0430\u044e\u0441\u044c \u0441\u0440\u0430\u0432\u043d\u0438\u0442\u044c \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441 2-\u0445 \u044d\u0442\u0438\u0445 \u044f\u0437\u044b\u043a\u043e\u0432 \u043d\u0430 \u043f\u0440\u0438\u043c\u0435\u0440\u0435 &#171;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#187;, \u0430\u0440\u0445\u0438\u0432\u044b \u043f\u0440\u043e\u0435\u043a\u0442\u043e\u0432 \u0431\u0443\u0434\u0443\u0442 \u043f\u0440\u0438\u043a\u0440\u0435\u043f\u043b\u0435\u043d\u044b \u0432 \u043a\u043e\u043d\u0446\u0435\u00a0\u0441\u0442\u0430\u0442\u044c\u0438. \u0414\u043b\u044f \u043f\u043e\u043b\u043d\u043e\u0433\u043e \u043f\u043e\u043d\u0438\u043c\u0430\u043d\u0438\u044f \u043e\u043f\u0438\u0441\u044b\u0432\u0430\u0435\u043c\u044b\u0445 \u043f\u0440\u043e\u0446\u0435\u0441\u0441\u043e\u0432 \u043d\u0430\u0441\u0442\u043e\u044f\u0442\u0435\u043b\u044c\u043d\u043e \u0440\u0435\u043a\u043e\u043c\u0435\u043d\u0434\u0443\u044e \u043e\u0437\u043d\u0430\u043a\u043e\u043c\u0438\u0442\u044c\u0441\u044f \u0441 \u043f\u0440\u0435\u0434\u044b\u0434\u0443\u0449\u0438\u043c\u0438 \u0441\u0442\u0430\u0442\u044c\u044f\u043c\u0438 \u0446\u0438\u043a\u043b\u0430:\u00a0<\/p>\n<li><a href=\"https:\/\/skilx.cc\/radio\/%d0%b2%d0%bd%d1%83%d1%82%d1%80%d0%b5%d0%bd%d0%bd%d0%b5%d0%b5-%d1%83%d1%81%d1%82%d1%80%d0%be%d0%b9%d1%81%d1%82%d0%b2%d0%be-%d0%bf%d0%bb%d0%b8%d1%81-fpga\/\">\u0412\u043d\u0443\u0442\u0440\u0435\u043d\u043d\u0435\u0435 \u0443\u0441\u0442\u0440\u043e\u0439\u0441\u0442\u0432\u043e \u041f\u041b\u0418\u0421 (FPGA)<\/a><\/li>\n<li><a href=\"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%84%d0%b8%d0%bb%d0%be%d1%81%d0%be%d1%84%d0%b8%d1%8f-%d0%bd%d0%b0%d0%bf%d0%b8%d1%81%d0%b0%d0%bd%d0%b8\/\">\u0424\u0438\u043b\u043e\u0441\u043e\u0444\u0438\u044f \u043d\u0430\u043f\u0438\u0441\u0430\u043d\u0438\u044f \u043a\u043e\u043d\u0444\u0438\u0433\u0443\u0440\u0430\u0446\u0438\u0439 \u0434\u043b\u044f \u041f\u041b\u0418\u0421<\/a><\/li>\n<p>\u0420\u0430\u0441\u0441\u043c\u043e\u0442\u0440\u0438\u043c \u0441\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0443 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#171;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#187;, \u043a\u043e\u0442\u043e\u0440\u044b\u0439 \u043d\u0430\u0437\u043e\u0432\u0435\u043c leds_case. \u0412 \u043c\u043e\u0434\u0443\u043b\u0435 \u0431\u0443\u0434\u0435\u0442 \u043e\u0434\u0438\u043d \u0432\u0445\u043e\u0434 \u0434\u043b\u044f \u0442\u0430\u043a\u0442\u043e\u0432\u043e\u0433\u043e \u0441\u0438\u0433\u043d\u0430\u043b\u0430 clk, \u0438 \u0447\u0435\u0442\u044b\u0440\u0435 \u0432\u044b\u0445\u043e\u0434\u0430 (4-\u0445\u0431\u0438\u0442\u043d\u0430\u044f \u0448\u0438\u043d\u0430) \u0434\u043b\u044f \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u043e\u0432.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/4769a630d45a4eccbd690bf96b8715a1.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0412 \u043c\u043e\u0434\u0443\u043b\u0435 \u0431\u0443\u0434\u0435\u0442 \u0432\u0441\u0435\u0433\u043e \u0434\u0432\u0430 \u043f\u0440\u043e\u0446\u0435\u0441\u0441\u0430, \u043a\u043e\u0442\u043e\u0440\u044b\u0435 \u0431\u0443\u0434\u0443\u0442 \u0432\u044b\u043f\u043e\u043b\u043d\u044f\u0442\u0441\u044f \u043f\u0430\u0440\u0430\u043b\u043b\u0435\u043b\u044c\u043d\u043e \u0434\u0440\u0443\u0433-\u0434\u0440\u0443\u0433\u0443, \u0441\u0438\u043d\u0445\u0440\u043e\u043d\u043d\u043e \u0441 \u0442\u0430\u043a\u0442\u043e\u0432\u044b\u043c \u0441\u0438\u0433\u043d\u0430\u043b\u043e\u043c clk. \u0412 \u043f\u0435\u0440\u0432\u043e\u043c \u043f\u0440\u043e\u0446\u0435\u0441\u0441\u0435 \u0441\u0434\u0435\u043b\u0430\u0435\u043c \u0441\u0447\u0435\u0442\u0447\u0438\u043a, \u043a\u043e\u0442\u043e\u0440\u044b\u0439 \u0431\u044b \u0441\u0447\u0438\u0442\u0430\u043b \u0440\u0430\u0432\u043d\u044b\u0435 \u0432\u0440\u0435\u043c\u0435\u043d\u043d\u044b\u0435 \u043e\u0442\u0440\u0435\u0437\u043a\u0438,\u00a0\u0447\u0435\u0440\u0435\u0437 \u043a\u043e\u0442\u043e\u0440\u044b\u0435 \u043f\u0440\u043e\u0438\u0441\u0445\u043e\u0434\u0438\u0442 \u043f\u0435\u0440\u0435\u043a\u043b\u044e\u0447\u0435\u043d\u0438\u0435 \u0441 \u043e\u0434\u043d\u043e\u0433\u043e \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u0430 \u043d\u0430 \u0434\u0440\u0443\u0433\u043e\u0439. \u0412\u043e \u0432\u0442\u043e\u0440\u043e\u043c \u043f\u0440\u043e\u0446\u0435\u0441\u0441\u0435 \u0440\u0435\u0430\u043b\u0438\u0437\u0443\u0435\u043c \u0444\u0443\u043d\u043a\u0446\u0438\u044e, \u043a\u043e\u0442\u043e\u0440\u0430\u044f \u0431\u044b \u0432\u043a\u043b\u044e\u0447\u0430\u043b\u0430 \u043f\u043e\u043e\u0447\u0435\u0440\u0435\u0434\u043d\u043e \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u044b \u043f\u043e \u0438\u0441\u0442\u0435\u0447\u0435\u043d\u0438\u044e \u043e\u043f\u0440\u0435\u0434\u0435\u043b\u0435\u043d\u043d\u043e\u0433\u043e \u043f\u0440\u043e\u043c\u0435\u0436\u0443\u0442\u043a\u0430 \u0432\u0440\u0435\u043c\u0435\u043d\u0438 \u0437\u0430\u0434\u0430\u043d\u043d\u043e\u0433\u043e \u0441\u0447\u0435\u0442\u0447\u0438\u043a\u043e\u043c \u0438\u0437 \u043f\u0435\u0440\u0432\u043e\u0433\u043e \u043f\u0440\u043e\u0446\u0435\u0441\u0441\u0430.<\/p>\n<p>\u0427\u0442\u043e\u0431\u044b \u043d\u0435 \u0431\u044b\u0442\u044c \u0433\u043e\u043b\u043e\u0441\u043b\u043e\u0432\u043d\u044b\u043c, \u0440\u0435\u0430\u043b\u0438\u0437\u0443\u0435\u043c \u0434\u0430\u043d\u043d\u044b\u0439 \u043c\u043e\u0434\u0443\u043b\u044c \u043d\u0430 \u043e\u0442\u043b\u0430\u0434\u043e\u0447\u043d\u043e\u0439 \u043f\u043b\u0430\u0442\u0435 \u043e\u0442 ALTERA \u0441 CPLD \u0441\u0435\u043c\u0435\u0439\u0441\u0442\u0432\u0430 MAX II.\u00a0<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/be293dc27772ed0fb24f78b5d6a3b268.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u041f\u043b\u0430\u0442\u0430 \u043f\u0440\u043e\u0448\u0438\u0432\u0430\u0435\u0442\u0441\u044f \u043f\u043e JTAG \u043f\u0440\u043e\u0433\u0440\u0430\u043c\u043c\u0430\u0442\u043e\u0440\u043e\u043c USB BLASTER.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/6f4cda2690e43183e545fb7380701329.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0422.\u043a. \u043d\u0430 \u0441\u0430\u043c\u043e\u0439 \u043e\u0442\u043b\u0430\u0434\u043e\u0447\u043d\u043e\u0439 \u043f\u043b\u0430\u0442\u0435 \u043d\u0435\u0442 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u043e\u0432, \u0442\u043e \u044f \u043d\u0430\u0448\u0435\u043b \u0443 \u0441\u0435\u0431\u044f \u0441\u0442\u0430\u0440\u0443\u044e \u043f\u043b\u0430\u0442\u0443, \u043d\u0430 \u043a\u043e\u0442\u043e\u0440\u043e\u0439 \u0431\u044b\u043b\u043e 4 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u0430 \u0432\u043a\u043b\u044e\u0447\u0435\u043d\u043d\u044b\u0445 \u043f\u043e \u0441\u0445\u0435\u043c\u0435 \u043d\u0430 \u0440\u0438\u0441\u0443\u043d\u043a\u0435 \u043d\u0438\u0436\u0435.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/ae71683d8b7ee23e14014c1d47bc0982.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0418\u0442\u0430\u043a, \u0442\u0435\u043f\u0435\u0440\u044c \u0441\u043e\u0437\u0434\u0430\u0434\u0438\u043c \u043d\u043e\u0432\u044b\u0439 \u043f\u0440\u043e\u0435\u043a\u0442 \u0432 \u0441\u0440\u0435\u0434\u0435 Quartus II, \u043a\u043e\u0442\u043e\u0440\u0443\u044e \u043c\u043e\u0436\u043d\u043e \u0441\u043a\u0430\u0447\u0430\u0442\u044c \u043d\u0430 \u043e\u0444\u0438\u0446\u0438\u0430\u043b\u044c\u043d\u043e\u043c \u0441\u0430\u0439\u0442\u0435 Altera. \u0417\u0430\u043f\u0443\u0441\u043a\u0430\u0435\u043c \u0441\u0440\u0435\u0434\u0443, \u0434\u043b\u044f \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043d\u043e\u0432\u043e\u0433\u043e \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u043a\u043b\u0438\u043a\u0430\u0435\u043c \u043d\u0430 New Project Wizard (\u043d\u0430 \u043a\u0430\u0440\u0442\u0438\u043d\u043a\u0435 \u043e\u0431\u0432\u0435\u0434\u0435\u043d\u043e \u043a\u0440\u0430\u0441\u043d\u044b\u043c).<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/a3e6517cf1fbcf35cfb3e28e74589c74.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0412 \u044d\u0442\u043e\u043c \u043e\u043a\u043d\u0435 \u0441\u0440\u0435\u0434\u0430 \u043d\u0430\u043c \u0441\u043e\u043e\u0431\u0449\u0430\u0435\u0442\u00a0\u043a\u0430\u043a\u0438\u0435 \u043e\u043f\u0435\u0440\u0430\u0446\u0438\u0438 \u043d\u0443\u0436\u043d\u043e \u0441\u043e\u0432\u0435\u0440\u0448\u0438\u0442\u044c \u0434\u043b\u044f \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u0430. \u041f\u0440\u043e\u043f\u0443\u0441\u043a\u0430\u0435\u043c.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/cb25ac9d481bfb61daec4a405a2b76b9.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0412 \u044d\u0442\u043e\u043c \u0434\u0438\u0430\u043b\u043e\u0433\u043e\u0432\u043e\u043c \u043e\u043a\u043d\u0435 \u0443\u043a\u0430\u0437\u044b\u0432\u0430\u0435\u043c \u0440\u0430\u0431\u043e\u0447\u0443\u044e \u043f\u0430\u043f\u043a, \u0433\u0434\u0435 \u0431\u0443\u0434\u0435\u0442 \u0445\u0440\u0430\u043d\u0438\u0442\u044c\u0441\u044f \u043f\u0440\u043e\u0435\u043a\u0442, \u0430 \u0442\u0430\u043a\u0436\u0435 \u043d\u0430\u0437\u0432\u0430\u043d\u0438\u0435 \u0442\u043e\u043f\u043e\u0432\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f. \u0422.\u043a. \u0443 \u043d\u0430\u0441 \u0432 \u043f\u0440\u043e\u0435\u043a\u0442\u0435 \u0437\u0430\u043f\u043b\u0430\u043d\u0438\u0440\u043e\u0432\u0430\u043d \u0432\u0441\u0435\u0433\u043e \u043e\u0434\u0438\u043d \u043c\u043e\u0434\u0443\u043b\u044c, \u0442\u043e \u043d\u0430\u0437\u043e\u0432\u0435\u043c \u0435\u0433\u043e led_case.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/247740d8be4fabe5611c91be6abb0ed8.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0414\u0430\u043b\u0435\u0435 \u0432\u044b\u0431\u0438\u0440\u0430\u0435\u043c Empty project, \u0442\u0435\u043c \u0441\u0430\u043c\u044b\u043c \u043f\u043e\u0434\u0442\u0432\u0435\u0440\u0436\u0434\u0430\u0435\u043c\u00a0\u0441\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u0430\u0431\u0441\u043e\u043b\u044e\u0442\u043d\u043e \u0447\u0438\u0441\u0442\u043e\u0433\u043e \u043f\u0440\u043e\u0435\u043a\u0442\u0430.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/03736556614ac4360260f018d558088a.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0412 \u0441\u043b\u0435\u0434\u0443\u044e\u0449\u0435\u043c \u0434\u0438\u0430\u043b\u043e\u0433\u043e\u0432\u043e\u043c \u043e\u043a\u043d\u0435 \u043d\u0430\u043c \u043f\u0440\u0435\u0434\u043b\u0430\u0433\u0430\u044e\u0442 \u043f\u043e\u0434\u043a\u043b\u044e\u0447\u0438\u0442\u044c \u0444\u0430\u0439\u043b\u044b \u043f\u0440\u043e\u0435\u043a\u0442\u0430, \u043d\u043e \u0442\u0430\u043a-\u043a\u0430\u043a \u043d\u0430\u043c \u043d\u0435\u0447\u0435\u0433\u043e \u043f\u043e\u0434\u043a\u043b\u044e\u0447\u0430\u0442\u044c, \u0442\u043e \u043f\u0440\u043e\u043f\u0443\u0441\u0442\u0438\u043c \u044d\u0442\u043e\u0442 \u0448\u0430\u0433.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/e32975912bdd8aa77f73a0c50c35794c.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0412 \u044d\u0442\u043e\u043c \u0434\u0438\u0430\u043b\u043e\u0433\u043e\u0432\u043e\u043c \u043e\u043a\u043d\u0435 \u0432\u044b\u0431\u0438\u0440\u0430\u0435\u043c \u043c\u0438\u043a\u0440\u043e\u0441\u0445\u0435\u043c\u0443,\u00a0\u043a\u043e\u0442\u043e\u0440\u0443\u044e \u043c\u044b \u0431\u0443\u0434\u0435\u043c \u043f\u0440\u043e\u0433\u0440\u0430\u043c\u043c\u0438\u0440\u043e\u0432\u0430\u0442\u044c. \u0412\u044b\u0431\u0438\u0440\u0430\u0435\u043c \u043f\u0430\u0440\u0430\u043c\u0435\u0442\u0440\u044b \u0441\u043e\u043e\u0442\u0432\u0435\u0442\u0441\u0442\u0432\u0443\u044e\u0449\u0438\u0435 \u043c\u0438\u043a\u0440\u043e\u0441\u0445\u0435\u043c\u0435 \u043d\u0430 \u043d\u0430\u0448\u0435\u0439 \u043f\u043b\u0430\u0442\u0435:\u00a0\u0441\u0435\u043c\u0435\u0439\u0441\u0442\u0432\u043e MAX II \u043a\u043e\u0440\u043f\u0443\u0441 TQFP \u0438 \u043a\u043e\u043b\u0438\u0447\u0435\u0441\u0442\u0432\u043e \u043d\u043e\u0436\u0435\u043a 100. \u041d\u0435\u043c\u043d\u043e\u0433\u043e \u043e\u0441\u0442\u0430\u043d\u043e\u0432\u0438\u043c\u0441\u044f \u043d\u0430 \u043f\u0430\u0440\u0430\u043c\u0435\u0442\u0440\u0435 Core Speed grade &#8212; \u044d\u0442\u043e \u043f\u0430\u0440\u0430\u043c\u0435\u0442\u0440 \u0445\u0430\u0440\u0430\u043a\u0442\u0435\u0440\u0438\u0437\u0443\u044e\u0449\u0438\u0439 \u0432\u0440\u0435\u043c\u044f \u0437\u0430\u0434\u0435\u0440\u0436\u043a\u0438 \u043f\u0440\u043e\u0445\u043e\u0436\u0434\u0435\u043d\u0438\u044f \u0441\u0438\u0433\u043d\u0430\u043b\u0430 \u043c\u0435\u0436\u0434\u0443 \u0432\u043d\u0443\u0442\u0440\u0435\u043d\u043d\u0438\u043c\u0438 \u0441\u043e\u0435\u0434\u0438\u043d\u0435\u043d\u0438\u044f\u043c\u0438 \u0432 \u041f\u041b\u0418\u0421. \u041f\u0440\u043e\u0435\u043a\u0442 \u0441\u043e\u0437\u0434\u0430\u043d\u043d\u044b\u0439 \u0434\u043b\u044f \u041f\u041b\u0418\u0421\u00a0\u0441\u043e speed grade 5 \u0431\u0435\u0437 \u043f\u0440\u043e\u0431\u043b\u0435\u043c \u0437\u0430\u0440\u0430\u0431\u043e\u0442\u0430\u0435\u0442 \u043d\u0430 \u041f\u041b\u0418\u0421 \u0441\u043e\u00a0speed grade 10, \u043d\u043e\u00a0\u043f\u0440\u043e\u0435\u043a\u0442 \u0441\u043e\u0437\u0434\u0430\u043d\u043d\u044b\u0439 \u0434\u043b\u044f \u041f\u041b\u0418\u0421\u00a0\u0441\u043e speed grade 10 \u043d\u0435 \u0431\u0443\u0434\u0435\u0442 \u0430\u0434\u0435\u043a\u0432\u0430\u0442\u043d\u043e \u0440\u0430\u0431\u043e\u0442\u0430\u0442\u044c, \u0435\u0441\u043b\u0438 \u0432\u043e\u043e\u0431\u0449\u0435 \u0440\u0430\u0437\u0432\u0435\u0434\u0435\u0442\u0441\u044f,\u00a0\u043d\u0430 \u041f\u041b\u0418\u0421 \u0441\u043e\u00a0speed grade 5. \u041a\u0430\u043a \u043e\u043f\u0440\u0435\u0434\u0435\u043b\u0438\u0442\u044c\u00a0speed grade? \u041e\u0447\u0435\u043d\u044c \u043f\u0440\u043e\u0441\u0442\u043e: \u0432 \u043d\u0430\u0437\u0432\u0430\u043d\u0438\u0438 \u043c\u0438\u043a\u0440\u043e\u0441\u0445\u0435\u043c\u044b\u00a0EPM240T100C5\u00a0\u043f\u043e\u0441\u043b\u0435\u0434\u043d\u044f\u044f \u0446\u0438\u0444\u0440\u0430 5 \u0438 \u0435\u0441\u0442\u044c \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435\u00a0speed grade.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/e4b415ba369e10d016481c5d5b31fea8.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0412 \u044d\u0442\u043e\u043c \u043e\u043a\u043d\u0435 \u0441\u0440\u0435\u0434\u0430 \u043f\u0440\u0435\u0434\u043b\u0430\u0433\u0430\u0435\u0442 \u043d\u0430\u043c \u0443\u043a\u0430\u0437\u0430\u0442\u044c \u043d\u0430 \u0441\u0440\u0435\u0434\u0441\u0442\u0432\u0430 \u0441\u0438\u043c\u0443\u043b\u044f\u0446\u0438\u0438, \u0432\u00a0\u043a\u043e\u0442\u043e\u0440\u044b\u0445 \u043c\u044b \u0431\u044b \u0445\u043e\u0442\u0435\u043b\u0438 \u043e\u0442\u043b\u0430\u0436\u0438\u0432\u0430\u0442\u044c \u043a\u043e\u0434, \u043d\u043e \u0442.\u043a. \u043a\u043e\u0434 \u0431\u0443\u0434\u0435\u0442 \u043f\u0440\u043e\u0441\u0442\u044b\u043c, \u0442\u043e \u043f\u0440\u043e\u043f\u0443\u0441\u0442\u0438\u043c \u044d\u0442\u043e\u0442 \u0448\u0430\u0433. \u0421\u0440\u0435\u0434\u0441\u0442\u0432\u0430 \u0441\u0438\u043c\u0443\u043b\u044f\u0446\u0438\u0438 \u0440\u0430\u0437\u0431\u0435\u0440\u0435\u043c \u0432 \u0434\u0440\u0443\u0433\u043e\u0439 \u0441\u0442\u0430\u0442\u044c\u0435.\u00a0<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/eca889c00fad7c3720011fda8d19f01d.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0412 \u044d\u0442\u043e\u043c \u0434\u0438\u0430\u043b\u043e\u0433\u043e\u0432\u043e\u043c \u043e\u043a\u043d\u0435 \u0441\u0440\u0435\u0434\u0430 \u043f\u043e\u043a\u0430\u0437\u044b\u0432\u0430\u0435\u0442 \u043d\u0430\u043c \u0441\u0443\u043c\u043c\u0430\u0440\u043d\u044b\u0435 \u0441\u0432\u0435\u0434\u0435\u043d\u0438\u044f \u043e \u0432\u044b\u0431\u0440\u0430\u043d\u043d\u044b\u0445 \u043d\u0430\u043c\u0438 \u043d\u0430\u0441\u0442\u0440\u043e\u0439\u043a\u0430\u0445.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/b512387f28ed258673794d1e914a0236.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0414\u043b\u044f \u043d\u0430\u0447\u0430\u043b\u0430 \u043d\u0430\u043f\u0438\u0448\u0435\u043c \u043c\u043e\u0434\u0443\u043b\u044c \u043d\u0430 VHDL. C\u043e\u0437\u0434\u0430\u0434\u0438\u043c\u00a0VHDL \u0444\u0430\u0439\u043b. \u0412\u044b\u0431\u0435\u0440\u0435\u043c File -&gt; New<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/43881757db9e16c8e3fce0e7ea951a28.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0412 \u043f\u043e\u044f\u0432\u0438\u0432\u0448\u0435\u043c\u0441\u044f \u043e\u043a\u043d\u0435 \u0432\u044b\u0431\u0438\u0440\u0430\u0435\u043c VHDL file.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/e0723b057c79cab4d0b51ec021423f74.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0422\u0435\u043f\u0435\u0440\u044c \u043d\u0430\u043f\u0438\u0448\u0435\u043c \u043a\u043e\u0434 \u0438 \u0440\u0430\u0437\u0431\u0435\u0440\u0435\u043c \u0435\u0433\u043e.<\/p>\n<p>&#8212; \u041f\u043e\u0434\u043a\u043b\u044e\u0447\u0435\u043d\u0438\u0435 \u0441\u0442\u0430\u043d\u0434\u0430\u0440\u0442\u043d\u044b\u0445 \u0431\u0438\u0431\u043b\u0438\u043e\u0442\u0435\u043a \u043d\u0430 \u043c\u0430\u0442\u0435\u043c\u0430\u0442\u0438\u043a\u0443 \u0438 \u0442\u0438\u043f\u044b \u0434\u0430\u043d\u043d\u044b\u0445.<br \/>\nlibrary ieee;<br \/>\nuse ieee.std_logic_1164.all;<br \/>\nuse ieee.std_logic_ARITH.all;<br \/>\nuse ieee.numeric_std.all;<br \/>\nuse ieee.std_logic_unsigned.all;<br \/>\n&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;<br \/>\n&#8212; \u0412 entity \u0443\u043a\u0430\u0437\u044b\u0432\u0430\u044e\u0442\u0441\u044f \u043f\u043e\u0440\u0442\u044b \u0432\u0432\u043e\u0434\u0430 \u0438 \u0432\u044b\u0432\u043e\u0434\u0430. \u0412 \u043d\u0430\u0447\u0430\u043b\u0435 \u0441\u0442\u0430\u0442\u044c\u0438<br \/>\n&#8212; \u043c\u044b \u0432\u044b\u044f\u0441\u043d\u0438\u043b\u0438 \u0447\u0442\u043e \u0431\u0443\u0434\u0435\u0442 \u043e\u0434\u0438\u043d \u0432\u0445\u043e\u0434 \u0434\u043b\u044f \u0442\u0430\u043a\u0442\u043e\u0432\u043e\u0439 \u0447\u0430\u0441\u0442\u043e\u0442\u044b \u0438 \u0447\u0435\u0442\u044b\u0440\u0435<br \/>\n&#8212; \u0432\u044b\u0445\u043e\u0434\u0430 \u0434\u043b\u044f \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u043e\u0432.<br \/>\n&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;<br \/>\nentity led_case is<br \/>\nport<br \/>\n(<br \/>\n\tclk  : in  std_logic; &#8212; \u0442\u0438\u043f std_logic \u0443\u043a\u0430\u0437\u044b\u0432\u0430\u0435\u0442 \u043d\u0430 \u0442\u043e, \u0447\u0442\u043e \u0441\u0438\u0433\u043d\u0430\u043b \u0431\u0443\u0434\u0435\u0442 \u043f\u0440\u0435\u0434\u0441\u0442\u0430\u0432\u043b\u0435\u043d \u043a\u0430\u043a &#171;\u043f\u0440\u043e\u0432\u043e\u0434&#187;<br \/>\n\tleds : out std_logic_vector(3 downto 0) &#8212; \u0442\u0438\u043f std_logic_vector \u0443\u043a\u0430\u0437\u044b\u0432\u0430\u0435\u0442 \u043d\u0430 \u0442\u043e, \u0447\u0442\u043e \u043f\u0435\u0440\u0435\u0434 \u043d\u0430\u043c\u0438 \u0448\u0438\u043d\u0430 \u0434\u0430\u043d\u043d\u044b\u0445<br \/>\n);                                          &#8212; (3 downto 0) \u0443\u043a\u0430\u0437\u044b\u0432\u0430\u0435\u0442, \u0447\u0442\u043e \u0432 \u0448\u0438\u043d\u0435 leds \u0447\u0435\u0442\u044b\u0440\u0435 \u0441\u0438\u0433\u043d\u0430\u043b\u0430<br \/>\nend led_case;<\/p>\n<p>architecture led of led_case is &#8212; \u0432 architecture \u043f\u043e\u0434 \u043d\u0430\u0437\u0432\u0430\u043d\u0438\u0435\u043c led \u043e\u043f\u0438\u0441\u044b\u0432\u0430\u044e\u0442\u0441\u044f \u0432\u0441\u0435 \u043f\u0440\u043e\u0446\u0435\u0441\u0441\u044b \u043f\u0440\u043e\u0438\u0441\u0445\u043e\u0434\u044f\u0449\u0438\u0435 \u0432 \u043c\u043e\u0434\u0443\u043b\u0435, \u043a\u043e\u0442\u043e\u0440\u044b\u0439<br \/>\n                                &#8212; \u0441\u0432\u044f\u0437\u0430\u043d \u0441 \u0434\u0440\u0443\u0433\u0438\u043c\u0438 \u0444\u0430\u0439\u043b\u0430\u043c\u0438 \u0432 \u043f\u0440\u043e\u0435\u043a\u0442\u0435 \u0447\u0435\u0440\u0435\u0437 entity led_case               <\/p>\n<p>\tsignal count : std_logic_vector(21 downto 0) := (others =&gt; &#8216;0&#8217;); &#8212; \u043e\u0431\u044a\u044f\u0432\u043b\u044f\u0435\u043c \u0441\u0447\u0435\u0442\u043d\u044b\u0439 \u0440\u0435\u0433\u0438\u0441\u0442\u0440 count \u0441 \u043d\u0430\u0447\u0430\u043b\u044c\u043d\u044b\u043c \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435\u043c 0<br \/>\n\tsignal slct  : std_logic_vector(1 downto 0) := (others =&gt; &#8216;0&#8217;); &#8212;\u043e\u0431\u044a\u044f\u0432\u043b\u044f\u0435\u043c \u0440\u0435\u0433\u0438\u0441\u0442\u0440 \u0432\u044b\u0431\u043e\u0440\u0430 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u0430 \u0441 \u043d\u0430\u0447\u0430\u043b\u044c\u043d\u044b\u043c \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435\u043c 0<\/p>\n<p>begin &#8212; \u043d\u0430\u0447\u0430\u043b\u043e \u043e\u043f\u0438\u0441\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0446\u0435\u0441\u0441\u043e\u0432<\/p>\n<p>\tprocess(clk) &#8212; \u043f\u0435\u0440\u0432\u044b\u0439 \u043f\u0440\u043e\u0446\u0435\u0441\u0441 \u0441\u0438\u043d\u0445\u0440\u043e\u043d\u0438\u0437\u0438\u0440\u043e\u0432\u0430\u043d\u043d\u044b\u0439 \u043f\u043e clk<br \/>\n\tbegin <\/p>\n<p>\t\tif (rising_edge(clk)) then &#8212; \u043f\u0440\u043e\u0446\u0435\u0441\u0441 \u0432\u044b\u043f\u043e\u043b\u043d\u044f\u0435\u0442\u0441\u044f \u043f\u043e \u043d\u0430\u0440\u0430\u0441\u0442\u0430\u044e\u0449\u0435\u043c\u0443 \u0444\u0440\u043e\u043d\u0442\u0443 \u0442\u0430\u043a\u0442\u0438\u0440\u043e\u0432\u0430\u043d\u0438\u044f<\/p>\n<p>\t\t\tcount &lt;= count + &#8216;1&#8217;; &#8212; \u0441 \u043a\u0430\u0436\u0434\u044b\u043c \u0442\u0430\u043a\u0442\u043e\u043c \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0441\u0447\u0435\u0442\u0447\u0438\u043a\u0430 \u0443\u0432\u0435\u043b\u0438\u0447\u0438\u0432\u0430\u0435\u0442\u0441\u044f \u043d\u0430 \u0435\u0434\u0438\u043d\u0438\u0446\u0443<\/p>\n<p>\t\t\tif (count = b&#187;11_1111_1111_1111_1111_1111&#8243;) then &#8212; \u043f\u0440\u0438 \u043f\u0435\u0440\u0435\u043f\u043e\u043b\u043d\u0435\u043d\u0438\u0438 \u0441\u0447\u0435\u0442\u0447\u0438\u043a\u0430 (b&#187;&lt;\u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435&gt;&#187;- \u0434\u0432\u043e\u0438\u0447\u043d\u0430\u044f \u0437\u0430\u043f\u0438\u0441\u044c \u0447\u0438\u0441\u043b\u0430)<br \/>\n\t\t\t\tslct &lt;= slct + &#8216;1&#8217;; &#8212; \u0438\u0437\u043c\u0435\u043d\u044f\u0435\u0442\u0441\u044f \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 slct, \u043a\u043e\u0442\u043e\u0440\u044b\u0439 \u043e\u0442\u0432\u0435\u0447\u0430\u0435\u0442 \u0437\u0430 \u0442\u043e, \u043a\u0430\u043a\u043e\u0439 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434 \u0437\u0430\u0436\u0435\u0447\u044c<br \/>\n\t\t\tend if;<\/p>\n<p>\t\tend if;<\/p>\n<p>\tend process;<\/p>\n<p>\tprocess(clk)<br \/>\n\tbegin<\/p>\n<p>\t\tif (rising_edge(clk)) then<\/p>\n<p>\t\t\tcase (slct) is &#8212; \u0444\u0443\u043d\u043a\u0446\u0438\u044f CASE \u0432 VHDL \u0432\u044b\u043f\u043e\u043b\u043d\u044f\u0435\u0442 \u0442\u0443 \u0436\u0435 \u0440\u043e\u043b\u044c \u0447\u0442\u043e \u0438 \u0432 \u0421\/\u0421++<\/p>\n<p>\t\t\t\twhen b&#187;00&#8243; =&gt; leds &lt;= b&#187;0001&#8243;; &#8212; \u0415\u0441\u043b\u0438 \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 slct &#171;00&#187;, \u0442\u043e \u0437\u0430\u0436\u0438\u0433\u0430\u0435\u043c \u043f\u0435\u0440\u0432\u044b\u0439 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434<br \/>\n\t\t\t\twhen b&#187;01&#8243; =&gt; leds &lt;= b&#187;0010&#8243;; &#8212; \u0415\u0441\u043b\u0438 \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 slct &#171;01&#187;, \u0442\u043e \u0437\u0430\u0436\u0438\u0433\u0430\u0435\u043c \u0432\u0442\u043e\u0440\u043e\u0439 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434<br \/>\n\t\t\t    when b&#187;10&#8243; =&gt; leds &lt;= b&#187;0100&#8243;; &#8212; \u0415\u0441\u043b\u0438 \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 slct &#171;10&#187;, \u0442\u043e \u0437\u0430\u0436\u0438\u0433\u0430\u0435\u043c \u0442\u0440\u0435\u0442\u0438\u0439 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434<br \/>\n\t\t\t\twhen b&#187;11&#8243; =&gt; leds &lt;= b&#187;1000&#8243;; &#8212; \u0415\u0441\u043b\u0438 \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 slct &#171;11&#187;, \u0442\u043e \u0437\u0430\u0436\u0438\u0433\u0430\u0435\u043c \u0447\u0435\u0442\u0432\u0435\u0440\u0442\u044b\u0439 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\t\t<\/p>\n<p>\t\t\t\twhen others =&gt; leds &lt;= b&#187;0000&#8243;; &#8212; \u0412 \u043b\u044e\u0431\u044b\u0445 \u0434\u0440\u0443\u0433\u0438\u0445 \u0441\u043b\u0443\u0447\u0430\u044f\u0445 \u0432\u044b\u043a\u043b\u044e\u0447\u0430\u0435\u043c \u0432\u0441\u0435 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u044b<\/p>\n<p>\t\t\tend case;<\/p>\n<p>\t\tend if;<\/p>\n<p>\tend process;<\/p>\n<p>end led;<\/p>\n<p>&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;<\/p>\n<p>\u0422\u0435\u043f\u0435\u0440\u044c \u043d\u0430\u043f\u0438\u0448\u0435\u043c \u043a\u043e\u0434 \u0432\u044b\u043f\u043e\u043b\u043d\u044f\u044e\u0449\u0438\u0439 \u0442\u0443 \u0436\u0435 \u0441\u0430\u043c\u0443\u044e \u0444\u0443\u043d\u043a\u0446\u0438\u044e \u043d\u043e \u043d\u0430 Verilog, \u0434\u043b\u044f \u044d\u0442\u043e\u0433\u043e \u0441\u043e\u0437\u0434\u0430\u0434\u0438\u043c \u043d\u043e\u0432\u044b\u0439 \u043f\u0440\u043e\u0435\u043a\u0442, \u043d\u043e \u043d\u043e\u0432\u044b\u0439 \u043c\u043e\u0434\u0443\u043b\u044c \u0441\u043e\u0437\u0434\u0430\u0434\u0438\u043c \u043a\u0430\u043a Verilog file<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/56386133b31b869dd090ab4513c8cb9b.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<p>\u00a0<\/p>\n<p>\/\/ \u041a\u0430\u043a \u0432\u0438\u0434\u0438\u0442\u0435, \u043d\u0438\u043a\u0430\u043a\u0438\u0445 \u0431\u0438\u0431\u043b\u0438\u043e\u0442\u0435\u043a \u043d\u0430 \u043c\u0430\u0442\u0435\u043c\u0430\u0442\u0438\u043a\u0443 \u0438 \u0442\u0438\u043f\u044b \u0434\u0430\u043d\u043d\u044b\u0445\u00a0\u043c\u044b \u043d\u0435 \u043f\u043e\u0434\u043a\u043b\u044e\u0447\u0430\u0435\u043c\u00a0<\/p>\n<p>module led_case \/\/ \u0442\u043e \u0436\u0435 \u0441\u0430\u043c\u043e\u0435, \u0447\u0442\u043e \u0438 entity, \u0437\u0434\u0435\u0441\u044c \u043c\u044b \u043e\u0431\u044a\u044f\u0432\u043b\u044f\u0435\u043c \u043f\u043e\u0440\u0442\u044b, \u0447\u0435\u0440\u0435\u0437 \u043a\u043e\u0442\u043e\u0440\u044b\u0435 \u0434\u0430\u043d\u043d\u044b\u0439 \u043c\u043e\u0434\u0443\u043b\u044c \u043c\u043e\u0436\u0435\u0442 \u0431\u044b\u0442\u044c \u0441\u0432\u044f\u0437\u0430\u043d \u0441 \u0434\u0440\u0443\u0433\u0438\u043c\u0438<br \/>\n(               \/\/ \u0444\u0430\u0439\u043b\u0430\u043c\u0438 \u0432 \u043f\u0440\u043e\u0435\u043a\u0442\u0435<br \/>\n\tinput clk, \/\/ input &#8212; \u043e\u0431\u043e\u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0447\u0442\u043e \u0441\u0438\u0433\u043d\u0430\u043b clk \u0432\u0445\u043e\u0434<br \/>\n\toutput[3:0] out \/\/ output[3:0] &#8212; \u043e\u0431\u043e\u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435, \u0447\u0442\u043e \u0441\u0438\u0433\u043d\u0430\u043b out \u044d\u0442\u043e \u0448\u0438\u043d\u0430 \u0438\u0437 4-\u0445 \u0441\u0438\u0433\u043d\u0430\u043b\u043e\u0432<br \/>\n);<br \/>\n\treg[3:0] leds = 4&#8217;b0; \/\/ \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430, \u043a\u0443\u0434\u0430 \u0431\u0443\u0434\u0435\u0442 \u0437\u0430\u043f\u0438\u0441\u044b\u0432\u0430\u0442\u044c\u0441\u044f \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0432\u044b\u0445\u043e\u0434\u043d\u043e\u0439 \u0448\u0438\u043d\u044b \u0434\u043b\u044f \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u043e\u0432<br \/>\n                          \/\/ (4&#8217;b &#8212; \u0437\u0430\u043f\u0438\u0441\u044c 4-\u0445\u0431\u0438\u0442\u043d\u043e\u0433\u043e \u0447\u0438\u0441\u043b\u0430 \u0432 \u0434\u0432\u043e\u0438\u0447\u043d\u043e\u043c \u0432\u0438\u0434\u0435)<br \/>\n\treg[21:0] count = 22&#8217;b0; \/\/ \u043e\u0431\u044a\u044f\u0432\u043b\u044f\u0435\u043c \u0441\u0447\u0435\u0442\u043d\u044b\u0439 \u0440\u0435\u0433\u0438\u0441\u0442\u0440 count<br \/>\n\treg[1:0] select = 2&#8217;b0; \/\/ \u043e\u0431\u044a\u044f\u0432\u043b\u044f\u0435\u043c \u0440\u0435\u0433\u0438\u0441\u0442\u0440 \u0432\u044b\u0431\u043e\u0440\u0430 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u0430<\/p>\n<p>\talways @ (posedge clk) \/\/ \u043e\u0431\u044a\u044f\u0432\u043b\u0435\u043d\u0438\u0435 \u043f\u0435\u0440\u0432\u043e\u0433\u043e \u043f\u0440\u043e\u0446\u0435\u0441\u0441\u0430, \u043a\u043e\u0442\u043e\u0440\u044b\u0439 \u0432\u044b\u043f\u043e\u043b\u043d\u044f\u0435\u0442\u0441\u044f \u043f\u043e \u043d\u0430\u0440\u0430\u0441\u0442\u0430\u044e\u0449\u0435\u043c\u0443 \u0444\u0440\u043e\u043d\u0442\u0443 clk<br \/>\n\tbegin<\/p>\n<p>\t\tcount &lt;= count + 1&#8217;b1; \/\/ \u0441 \u043a\u0430\u0436\u0434\u044b\u043c \u0442\u0430\u043a\u0442\u043e\u043c \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0441\u0447\u0435\u0442\u0447\u0438\u043a\u0430 \u0443\u0432\u0435\u043b\u0438\u0447\u0438\u0432\u0430\u0435\u0442\u0441\u044f \u043d\u0430 \u0435\u0434\u0438\u043d\u0438\u0446\u0443<\/p>\n<p>\t\tif (count == 22&#8217;b11_1111_1111_1111_1111_1111) \/\/ \u043f\u0440\u0438 \u043f\u0435\u0440\u0435\u043f\u043e\u043b\u043d\u0435\u043d\u0438\u0438 \u0441\u0447\u0435\u0442\u0447\u0438\u043a\u0430<br \/>\n\t\tbegin<br \/>\n\t\t\tselect &lt;= select + 1&#8217;b1; \/\/ \u0438\u0437\u043c\u0435\u043d\u044f\u0435\u0442\u0441\u044f \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 select, \u043a\u043e\u0442\u043e\u0440\u044b\u0439 \u043e\u0442\u0432\u0435\u0447\u0430\u0435\u0442 \u0437\u0430 \u0442\u043e, \u043a\u0430\u043a\u043e\u0439 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434 \u0437\u0430\u0436\u0435\u0447\u044c<br \/>\n\t\tend <\/p>\n<p>\tend<\/p>\n<p>\talways @ (posedge clk) \/\/ \u043e\u0431\u044a\u044f\u0432\u043b\u0435\u043d\u0438\u0435 \u0432\u0442\u043e\u0440\u043e\u0433\u043e \u043f\u0440\u043e\u0446\u0435\u0441\u0441\u0430, \u043a\u043e\u0442\u043e\u0440\u044b\u0439 \u0432\u044b\u043f\u043e\u043b\u043d\u044f\u0435\u0442\u0441\u044f \u043f\u043e \u043d\u0430\u0440\u0430\u0441\u0442\u0430\u044e\u0449\u0435\u043c\u0443 \u0444\u0440\u043e\u043d\u0442\u0443 clk<br \/>\n\tbegin<\/p>\n<p>\t\tcase(select) \/\/ \u0444\u0443\u043d\u043a\u0446\u0438\u044f CASE \u0432\u044b\u043f\u043e\u043b\u043d\u044f\u0435\u0442 \u0442\u0443 \u0436\u0435 \u0440\u043e\u043b\u044c \u0447\u0442\u043e \u0438 \u0432 \u0421\/\u0421++<br \/>\n\t\t\t2&#8217;b00: leds &lt;= 4&#8217;b0001;\t\/\/ \u0415\u0441\u043b\u0438 \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 select &#171;00&#187;, \u0442\u043e \u0437\u0430\u0436\u0438\u0433\u0430\u0435\u043c \u043f\u0435\u0440\u0432\u044b\u0439 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434<br \/>\n\t\t\t2&#8217;b01: leds &lt;= 4&#8217;b0010;\t\/\/ \u0415\u0441\u043b\u0438 \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 select &#171;01&#187;, \u0442\u043e \u0437\u0430\u0436\u0438\u0433\u0430\u0435\u043c \u0432\u0442\u043e\u0440\u043e\u0439 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434<br \/>\n\t\t\t2&#8217;b10: leds &lt;= 4&#8217;b0100; \/\/ \u0415\u0441\u043b\u0438 \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 select &#171;10&#187;, \u0442\u043e \u0437\u0430\u0436\u0438\u0433\u0430\u0435\u043c \u0442\u0440\u0435\u0442\u0438\u0439 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434<br \/>\n\t\t\t2&#8217;b11: leds &lt;= 4&#8217;b1000;\t\/\/ \u0415\u0441\u043b\u0438 \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 select &#171;11&#187;, \u0442\u043e \u0437\u0430\u0436\u0438\u0433\u0430\u0435\u043c \u0447\u0435\u0442\u0432\u0435\u0440\u0442\u044b\u0439 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434<\/p>\n<p>\t\t\tdefault: leds &lt;= 4&#8217;b0000; \/\/ \u0412 \u043b\u044e\u0431\u044b\u0445 \u0434\u0440\u0443\u0433\u0438\u0445 \u0441\u043b\u0443\u0447\u0430\u044f\u0445 \u0432\u044b\u043a\u043b\u044e\u0447\u0430\u0435\u043c \u0432\u0441\u0435 \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u044b\t<\/p>\n<p>\t\tendcase\t<\/p>\n<p>\tend<\/p>\n<p>\tassign out = leds; \/\/ \u0430\u0441\u0438\u043d\u0445\u0440\u043e\u043d\u043d\u043e \u043f\u0435\u0440\u0435\u0434\u0430\u0435\u043c \u0437\u043d\u0430\u0447\u0435\u043d\u0438\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 leds \u043d\u0430 \u0432\u044b\u0445\u043e\u0434\u043d\u0443\u044e \u0448\u0438\u043d\u0443 out <\/p>\n<p>endmodule<\/p>\n<p>&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;&#8212;<\/p>\n<p>\u041a\u0430\u043a \u0412\u044b \u043c\u043e\u0436\u0435\u0442\u0435 \u0443\u0431\u0435\u0434\u0438\u0442\u0441\u044f \u043e\u0431\u0430 \u044f\u0437\u044b\u043a\u0430 \u043e\u0447\u0435\u043d\u044c \u043f\u043e\u0445\u043e\u0436\u0438 \u0438 \u043c\u043d\u0435\u043d\u0438\u0435 \u043e \u0442\u043e\u043c, \u0447\u0442\u043e \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441 Verilog \u043f\u043e\u0434\u043e\u0431\u0435\u043d \u0432\u044b\u0441\u043e\u043a\u043e\u0443\u0440\u043e\u0432\u043d\u0435\u0432\u043e\u043c\u0443 \u044f\u0437\u044b\u043a\u0443 \u0421 \u0441\u0438\u043b\u044c\u043d\u043e \u043f\u0440\u0435\u0443\u0432\u0435\u043b\u0438\u0447\u0435\u043d\u043e. \u041a\u0430\u043a \u044f \u0438 \u0433\u043e\u0432\u043e\u0440\u0438\u043b \u0440\u0430\u043d\u0435\u0435, \u0432\u044b\u0431\u043e\u0440 \u043d\u0430 \u0447\u0435\u043c \u043f\u0438\u0441\u0430\u0442\u044c \u0441\u0443\u0433\u0443\u0431\u043e \u043b\u0438\u0447\u043d\u044b\u0439 \u0438 \u043e\u0441\u043d\u043e\u0432\u0430\u043d \u0438\u0441\u043a\u043b\u044e\u0447\u0438\u0442\u0435\u043b\u044c\u043d\u043e \u043d\u0430 \u043f\u043e\u043f\u0443\u043b\u044f\u0440\u043d\u043e\u0441\u0442\u0438 \u044f\u0437\u044b\u043a\u0430, \u0442\u0430\u043a \u0447\u0442\u043e \u043e \u0442\u043e\u043c \u0447\u0442\u043e \u0434\u043b\u044f \u0447\u0438\u0442\u0430\u0442\u0435\u043b\u044f \u044f\u0432\u043b\u044f\u0435\u0442\u0441\u044f \u0434\u043e\u0441\u0442\u043e\u0438\u043d\u0441\u0442\u0432\u043e\u043c, \u0430 \u0447\u0442\u043e \u043d\u0435\u0434\u043e\u0441\u0442\u0430\u0442\u043a\u043e\u043c \u044f \u0434\u043e\u0432\u0435\u0440\u044e \u0440\u0435\u0448\u0430\u0442\u044c \u0441\u0430\u043c\u043e\u043c\u0443 \u0447\u0438\u0442\u0430\u0442\u0435\u043b\u044e.\u00a0\u0410 \u0432\u043e\u043e\u0431\u0449\u0435, \u043d\u0438\u043a\u0442\u043e \u043d\u0435 \u043c\u0435\u0448\u0430\u0435\u0442 \u0412\u0430\u043c \u0432\u044b\u0443\u0447\u0438\u0442\u044c \u0438 Verilog \u0438 VHDL. \u0412 \u043e\u0434\u043d\u043e\u043c \u043f\u0440\u043e\u0435\u043a\u0442\u0435 \u0434\u043e\u043f\u0443\u0441\u043a\u0430\u0435\u0442\u0441\u044f \u0442\u043e, \u0447\u0442\u043e \u043e\u0434\u0438\u043d \u043c\u043e\u0434\u0443\u043b\u044c \u043c\u043e\u0436\u0435\u0442 \u0431\u044b\u0442\u044c \u043d\u0430\u043f\u0438\u0441\u0430\u043d \u043d\u0430 Verilog, \u0430 \u0434\u0440\u0443\u0433\u043e\u0439 \u043d\u0430 VHDL. \u0425\u043e\u0447\u0435\u0442\u0441\u044f \u0435\u0449\u0451 \u0441\u043a\u0430\u0437\u0430\u0442\u044c \u043f\u0430\u0440\u0443 \u0441\u043b\u043e\u0432 \u043e \u043f\u0435\u0440\u0435\u043d\u043e\u0441\u0438\u043c\u043e\u0441\u0442\u0438 \u043f\u0440\u043e\u0435\u043a\u0442\u043e\u0432 \u043d\u0430 \u0440\u0430\u0437\u043d\u044b\u0435 \u041f\u041b\u0418\u0421: \u0435\u0441\u043b\u0438 \u0412\u044b \u043d\u0435 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u0443\u0435\u0442\u0435 \u0441\u043f\u0435\u0446\u0438\u0444\u0438\u0447\u0435\u0441\u043a\u0438\u0435\u00a0\u0440\u0435\u0441\u0443\u0440\u0441\u044b \u041f\u041b\u0418\u0421,\u00a0\u0442\u0430\u043a\u0438\u0435 \u043a\u0430\u043a \u0430\u043f\u043f\u0430\u0440\u0430\u0442\u043d\u044b\u0435 \u0443\u043c\u043d\u043e\u0436\u0438\u0442\u0435\u043b\u0438, \u043c\u043d\u043e\u0436\u0438\u0442\u0435\u043b\u0438 \u0447\u0430\u0441\u0442\u043e\u0442\u044b \u0438 \u0442.\u0434., \u0442\u043e\u00a0\u043f\u0435\u0440\u0435\u043d\u0435\u0441\u0442\u0438 \u043f\u0440\u043e\u0435\u043a\u0442 \u043d\u0430 \u0434\u0440\u0443\u0433\u0443\u044e \u041f\u041b\u0418\u0421\u00a0\u043d\u0435 \u0441\u043e\u0441\u0442\u0430\u0432\u0438\u0442 \u0442\u0440\u0443\u0434\u0430. \u041a \u043f\u0440\u0438\u043c\u0435\u0440\u0443 <u>\u043d\u0430\u0448 \u043f\u0440\u043e\u0435\u043a\u0442 \u043d\u0435 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u0443\u0435\u0442 \u043d\u0438\u0447\u0435\u0433\u043e \u043a\u0440\u043e\u043c\u0435 \u0442\u0430\u0431\u043b\u0438\u0446 \u0441\u043e\u043e\u0442\u0432\u0435\u0442\u0441\u0442\u0432\u0438\u044f \u0438 \u0442\u0440\u0438\u0433\u0433\u0435\u0440\u043e\u0432, \u0438\u00a0\u0441\u043b\u0435\u0434\u043e\u0432\u0430\u0442\u0435\u043b\u044c\u043d\u043e \u0435\u0433\u043e\u00a0\u043c\u043e\u0436\u043d\u043e \u043f\u0435\u0440\u0435\u043d\u0435\u0441\u0442\u0438 \u043d\u0435 \u043b\u0438\u0448\u044c \u043d\u0430 \u041f\u041b\u0418\u0421 \u0438\u0437 \u0434\u0440\u0443\u0433\u043e\u0433\u043e \u0441\u0435\u043c\u0435\u0439\u0441\u0442\u0432\u0430, \u043d\u043e \u0438 \u043d\u0430 \u041f\u041b\u0418\u0421 \u0434\u0440\u0443\u0433\u043e\u0439 \u0444\u0438\u0440\u043c\u044b!<\/u><\/p>\n<p>\u0420\u0430\u0437 \u0443 \u043d\u0430\u0441 \u0443\u0436\u0435 \u0435\u0441\u0442\u044c \u043f\u0440\u043e\u0448\u0438\u0432\u043a\u0430, \u0442\u043e \u0441\u0430\u043c\u043e\u0435 \u0432\u0440\u0435\u043c\u044f \u043d\u0430\u0443\u0447\u0438\u0442\u044c\u0441\u044f \u043f\u0440\u043e\u0448\u0438\u0432\u0430\u0442\u044c \u043f\u043b\u0430\u0442\u0443 \u0438 \u043f\u043e\u0441\u043c\u043e\u0442\u0440\u0435\u0442\u044c \u043d\u0430 \u0440\u0435\u0437\u0443\u043b\u044c\u0442\u0430\u0442\u044b \u0441\u0432\u043e\u0438\u0445 \u0442\u0440\u0443\u0434\u043e\u0432, \u043d\u043e \u043f\u0435\u0440\u0435\u0434 \u044d\u0442\u0438\u043c \u0434\u0430\u0432\u0430\u0439\u0442\u0435 \u0441\u043d\u0430\u0447\u0430\u043b\u0430 \u0441\u0438\u043d\u0442\u0435\u0437\u0438\u0440\u0443\u0435\u043c \u043f\u0440\u043e\u0435\u043a\u0442. \u0414\u043b\u044f \u044d\u0442\u043e\u0433\u043e \u043a\u043b\u0438\u043a\u0430\u0435\u043c \u043d\u0430 \u0437\u043d\u0430\u0447\u043e\u043a \u0432\u0432\u0435\u0440\u0445\u0443 \u044d\u043a\u0440\u0430\u043d\u0430. \u0414\u043e\u043b\u0436\u0435\u043d \u043f\u0440\u0435\u0434\u0443\u043f\u0440\u0435\u0434\u0438\u0442\u044c \u0441\u0440\u0430\u0437\u0443, \u0447\u0442\u043e \u0441\u0438\u043d\u0442\u0435\u0437 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0434\u043b\u044f \u041f\u041b\u0418\u0421 \u0442\u0440\u0435\u0431\u0443\u0435\u0442 \u0440\u0435\u0441\u0443\u0440\u0441\u043e\u0432 \u043a\u043e\u043c\u043f\u044c\u044e\u0442\u0435\u0440\u0430 \u0438 \u0437\u0430\u043d\u0438\u043c\u0430\u0435\u0442 \u0434\u043e\u043b\u0433\u043e \u0432\u0440\u0435\u043c\u0435\u043d\u0438, \u043f\u043e \u0441\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u044e \u0441 \u043c\u0438\u043a\u0440\u043e\u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440\u0430\u043c\u0438.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/60981e1be88316271bae8ac54b797de2.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u041f\u043e\u0441\u043b\u0435 \u0442\u043e\u0433\u043e \u043a\u0430\u043a \u0441\u0438\u043d\u0442\u0435\u0437 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432\u044b\u043f\u043e\u043b\u043d\u0438\u0442\u0441\u044f \u0443\u0441\u043f\u0435\u0448\u043d\u043e, \u043d\u0430\u0441\u0442\u0430\u043b\u043e \u0432\u0440\u0435\u043c\u044f \u043f\u0440\u0438\u0441\u0432\u043e\u0438\u0442\u044c \u043f\u043e\u0440\u0442\u0430\u043c \u0438\u0437 \u043c\u043e\u0434\u0443\u043b\u044f \u0440\u0435\u0430\u043b\u044c\u043d\u044b\u0435 \u043f\u0438\u043d\u044b \u041f\u041b\u0418\u0421. \u0414\u043b\u044f \u044d\u0442\u043e\u0433\u043e \u043a\u043b\u0438\u043a\u043d\u0435\u043c \u043d\u0430 \u0437\u043d\u0430\u0447\u043e\u043a Pin Planning \u0432\u0432\u0435\u0440\u0445\u0443 \u044d\u043a\u0440\u0430\u043d\u0430.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/e5ea3075d5b342da8383220e20af8558.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u041f\u0435\u0440\u0435\u0434 \u043d\u0430\u043c\u0438 \u043e\u0442\u043a\u0440\u043e\u0435\u0442\u0441\u044f\u00a0\u0438\u0437\u043e\u0431\u0440\u0430\u0436\u0435\u043d\u0438\u0435 \u043d\u0430\u0448\u0435\u0439 \u043c\u0438\u043a\u0440\u043e\u0441\u0445\u0435\u043c\u044b. \u041c\u044b \u0432\u0438\u0434\u0438\u043c \u043d\u0430 \u043a\u0430\u043a\u0438\u0435 \u043d\u043e\u0436\u043a\u0438 \u043c\u044b \u043c\u043e\u0436\u0435\u043c &#171;\u043f\u043e\u0432\u0435\u0441\u0438\u0442\u044c&#187; \u043d\u0430\u0448\u0438 \u0441\u0438\u0433\u043d\u0430\u043b\u044b, \u043d\u043e \u043f\u0435\u0440\u0435\u0434 \u0442\u0435\u043c \u043a\u0430\u043a \u044d\u0442\u043e \u0441\u0434\u0435\u043b\u0430\u0442\u044c \u0440\u0430\u0441\u0441\u043a\u0430\u0436\u0443 \u0412\u0430\u043c, \u0447\u0442\u043e \u0435\u0441\u0442\u044c \u0442\u0440\u0438 \u0442\u0438\u043f\u0430 \u043f\u0438\u043d\u043e\u0432: \u043e\u0431\u044b\u0447\u043d\u044b\u0435 \u043f\u0438\u043d\u044b \u0432\u0445\u043e\u0434\u0430\/\u0432\u044b\u0445\u043e\u0434\u0430, \u043d\u0430 \u043d\u0438\u0445 \u043c\u043e\u0436\u043d\u043e \u0437\u0430\u0432\u043e\u0434\u0438\u0442\u044c \u043f\u0435\u0440\u0435\u0444\u0435\u0440\u0438\u044e (\u0443 \u041f\u041b\u0418\u0421 \u0435\u0441\u0442\u044c \u043d\u0435\u0441\u043a\u043e\u043b\u044c\u043a\u043e \u0431\u0430\u043d\u043a\u043e\u0432, \u043a\u0443\u0434\u0430 \u0432\u0445\u043e\u0434\u044f\u0442 \u0433\u0440\u0443\u043f\u043f\u044b \u043f\u0438\u043d\u043e\u0432), \u043f\u0438\u043d\u044b \u0442\u0430\u043a\u0442\u0438\u0440\u043e\u0432\u0430\u043d\u0438\u044f, \u043d\u0430 \u043d\u0438\u0445 \u0437\u0430\u0432\u043e\u0434\u0438\u0442\u0441\u044f \u0442\u0430\u043a\u0442\u043e\u0432\u0430\u044f \u0447\u0430\u0441\u0442\u043e\u0442\u0430, \u0430 \u00a0\u0435\u0449\u0435 \u0435\u0441\u0442\u044c \u043f\u0438\u043d\u044b \u0441\u0431\u0440\u043e\u0441\u0430 (reset) \u00a0\u043d\u0430 \u043a\u043e\u0442\u043e\u0440\u044b\u0435 \u0437\u0430\u0432\u043e\u0434\u0438\u0442\u0441\u044f \u0441\u0438\u0433\u043d\u0430\u043b \u0441\u0431\u0440\u043e\u0441\u0430.\u00a0\u0423 \u043c\u0435\u043d\u044f \u043d\u0430 \u043f\u043b\u0430\u0442\u0435 \u043d\u0435\u0442 \u043a\u043d\u043e\u043f\u043a\u0438 reset&#8217;\u0430, \u043f\u043e\u044d\u0442\u043e\u043c\u0443 \u044d\u0442\u0438 \u043f\u0438\u043d\u044b \u0442\u0440\u043e\u0433\u0430\u0442\u044c \u043d\u0435 \u0431\u0443\u0434\u0435\u043c. \u041d\u0430 PIN_14 \u043d\u0443\u0436\u043d\u043e \u0437\u0430\u0432\u0435\u0441\u0442\u0438 \u0441\u0438\u0433\u043d\u0430\u043b clk, \u0447\u0442\u043e\u0431\u044b \u0437\u0430\u0442\u0430\u043a\u0442\u0438\u0440\u043e\u0432\u0430\u0442\u044c \u0431\u0430\u043d\u043a \u0441 \u043f\u0438\u043d\u0430\u043c\u0438 \u043d\u043e\u043c\u0435\u0440 1. PIN_2, PIN_3, PIN_4, PIN_5\u00a0\u0432\u0445\u043e\u0434\u044f\u0442 \u0432 \u0431\u0430\u043d\u043a \u043f\u0438\u043d\u043e\u0432 \u043d\u043e\u043c\u0435\u0440 1, \u0438 \u0441\u043b\u0435\u0434\u043e\u0432\u0430\u0442\u0435\u043b\u044c\u043d\u043e \u043d\u0430 \u043d\u0438\u0445 &#171;\u043f\u043e\u0432\u0435\u0441\u0438\u043c&#187; \u0432\u044b\u0445\u043e\u0434\u043d\u0443\u044e \u0448\u0438\u043d\u0443 \u0443\u043f\u0440\u0430\u0432\u043b\u0435\u043d\u0438\u044f \u0441\u0432\u0435\u0442\u043e\u0434\u0438\u043e\u0434\u0430\u043c\u0438. \u041f\u043e\u0441\u043b\u0435 \u0442\u043e\u0433\u043e, \u043a\u0430\u043a \u0412\u044b \u043d\u0430\u0437\u043d\u0430\u0447\u0438\u043b\u0438 \u0432\u0441\u0435 \u0442\u0440\u0435\u0431\u0443\u0435\u043c\u044b\u0435 \u043f\u0438\u043d\u044b, \u043f\u0440\u043e\u0441\u0442\u043e \u0437\u0430\u043a\u0440\u043e\u0439\u0442\u0435 \u043e\u043a\u043d\u043e Pin Planner&#8217;\u0430, \u0432\u0441\u0435 \u0440\u0435\u0437\u0443\u043b\u044c\u0442\u0430\u0442\u044b \u0441\u043e\u0445\u0440\u0430\u043d\u044f\u0442\u0441\u044f.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/92176fc5db86523ac0f55705e2afeba4.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u041f\u043e\u0441\u043b\u0435 \u0442\u043e\u0433\u043e \u043a\u0430\u043a \u043c\u044b \u0432\u0441\u0435 \u043f\u0440\u0430\u0432\u0438\u043b\u044c\u043d\u043e\u00a0\u043f\u0440\u0438\u0441\u0432\u043e\u0438\u043b\u0438, \u0441\u0434\u0435\u043b\u0430\u0435\u043c \u0441\u0438\u043d\u0442\u0435\u0437 \u0438 \u0438\u043c\u043f\u043b\u0435\u043c\u0435\u043d\u0442\u0430\u0446\u0438\u044e \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u043d\u0430\u0436\u0430\u0432 \u043d\u0430 \u0441\u043e\u043e\u0442\u0432\u0435\u0442\u0441\u0442\u0432\u0443\u044e\u0449\u0443\u044e \u0438\u043a\u043e\u043d\u043a\u0443 \u0432\u0432\u0435\u0440\u0445\u0443 \u044d\u043a\u0440\u0430\u043d\u0430.\u00a0<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/f8a3f32fc1d1d2adfb5afe68a65422b7.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u041f\u043e\u0441\u043b\u0435 \u0443\u0441\u043f\u0435\u0448\u043d\u043e\u0439 \u0441\u0431\u043e\u0440\u043a\u0438 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u043e\u0442\u043a\u0440\u043e\u0435\u043c \u0443\u0442\u0438\u043b\u0438\u0442\u0443 Programmer \u0432 \u0432\u0435\u0440\u043d\u0435\u0439 \u0447\u0430\u0441\u0442\u0438 \u044d\u043a\u0440\u0430\u043d\u0430, \u0432 \u043a\u043e\u0442\u043e\u0440\u043e\u0439 \u043c\u043e\u0436\u043d\u043e \u043f\u0440\u043e\u0448\u0438\u0442\u044c \u043d\u0430\u0448\u0443 \u041f\u041b\u0418\u0421.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/9cef84a9a61471c850a124b8c6eefe0a.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<p>\u00a0<\/p>\n<p>\u0412 \u043f\u043e\u044f\u0432\u0438\u0432\u0448\u0435\u043c\u0441\u044f \u043e\u043a\u043d\u0435 Programmera \u043d\u0430\u0436\u043c\u0438\u0442\u0435 Hardware Setup, \u0435\u0441\u043b\u0438 \u0412\u0430\u0448 \u043f\u0440\u043e\u0433\u0440\u0430\u043c\u043c\u0430\u0442\u043e\u0440 \u043d\u0435 \u043e\u043f\u0440\u0435\u0434\u0435\u043b\u0438\u043b\u0441\u044f \u0430\u0432\u0442\u043e\u043c\u0430\u0442\u0438\u0447\u0435\u0441\u043a\u0438. \u0414\u0440\u0430\u0439\u0432\u0435\u0440\u0430 \u043d\u0430 \u043f\u0440\u043e\u0433\u0440\u0430\u043c\u043c\u0430\u0442\u043e\u0440 \u0434\u043e\u043b\u0436\u043d\u044b \u0443\u0441\u0442\u0430\u043d\u043e\u0432\u0438\u0442\u044c\u0441\u044f \u0430\u0432\u0442\u043e\u043c\u0430\u0442\u0438\u0447\u0435\u0441\u043a\u0438, \u043d\u043e \u0435\u0441\u043b\u0438 \u043f\u043e \u043a\u0430\u043a\u0438\u043c-\u0442\u043e \u043f\u0440\u0438\u0447\u0438\u043d\u0430\u043c \u044d\u0442\u043e\u0433\u043e \u043d\u0435 \u043f\u0440\u043e\u0438\u0437\u043e\u0448\u043b\u043e, \u0442\u043e \u0438\u0445 \u043c\u043e\u0436\u043d\u043e \u043d\u0430\u0439\u0442\u0438 \u0432 \u043f\u0430\u043f\u043a\u0435 \u0441 \u0443\u0441\u0442\u0430\u043d\u043e\u0432\u043b\u0435\u043d\u043d\u043e\u0439 \u0441\u0440\u0435\u0434\u043e\u0439. \u041d\u0430\u0436\u043c\u0438\u0442\u0435 Add File, \u0447\u0442\u043e\u0431\u044b \u0437\u0430\u0433\u0440\u0443\u0437\u0438\u0442\u044c \u0441\u0433\u0435\u043d\u0435\u0440\u0438\u0440\u043e\u0432\u0430\u043d\u043d\u044b\u0439 \u0441\u0440\u0435\u0434\u043e\u0439 \u0444\u0430\u0439\u043b \u043f\u0440\u043e\u0448\u0438\u0432\u043a\u0438.\u00a0<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/ffe626b148eb144080bc59f5586032ed.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0424\u0430\u0439\u043b \u043f\u0440\u043e\u0448\u0438\u0432\u043a\u0438 \u043c\u043e\u0436\u043d\u043e \u043d\u0430\u0439\u0442\u0438 \u0432 \u043f\u0430\u043f\u043a\u0435 output_files \u0432\u0430\u0448\u0435\u0433\u043e \u043f\u0440\u043e\u0435\u043a\u0442\u0430. \u0412\u044b\u0431\u0438\u0440\u0430\u0435\u043c \u0435\u0433\u043e.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/746d974c0330171621341652bcd4632c.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0414\u0430\u043b\u0435\u0435 \u043f\u043e\u044f\u0432\u0438\u0442\u0441\u044f \u0432\u043e\u0442 \u0442\u0430\u043a\u043e\u0435 \u043e\u043a\u043e\u0448\u043a\u043e. \u0412\u043d\u0438\u0437\u0443 \u043c\u044b \u043c\u043e\u0436\u0435\u043c \u0443\u0432\u0438\u0434\u0435\u0442\u044c, \u0447\u0442\u043e \u041f\u041b\u0418\u0421 \u0432\u044b\u0431\u0440\u0430\u043d\u0430 \u043f\u0440\u0430\u0432\u0438\u043b\u044c\u043d\u043e. \u0427\u0442\u043e\u0431\u044b \u0437\u0430\u043f\u0440\u043e\u0433\u0440\u0430\u043c\u043c\u0438\u0440\u043e\u0432\u0430\u0442\u044c \u043d\u0430\u0448\u0443 \u041f\u041b\u0418\u0421 \u0441\u0442\u0430\u0432\u0438\u043c \u0433\u0430\u043b\u043e\u0447\u043a\u0438 Program\/Configure \u0438 Verify \u0438 \u0436\u043c\u0435\u043c Start. \u0415\u0441\u043b\u0438 \u0432\u0441\u0435 \u0441\u0434\u0435\u043b\u0430\u043d\u043e \u043f\u0440\u0430\u0432\u0438\u043b\u044c\u043d\u043e, \u0442\u043e \u0441\u0442\u0430\u0442\u0443\u0441-\u0431\u0430\u0440 Progress \u0441\u0442\u0430\u043d\u0435\u0442 \u0437\u0435\u043b\u0435\u043d\u044b\u043c \u0438 \u0431\u0443\u0434\u0435\u0442 \u043e\u0442\u043e\u0431\u0440\u0430\u0436\u0430\u0442\u044c 100%.<\/p>\n<p><div style=\"text-align:center;margin:20px 0;\"><img decoding=\"async\" src=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/bc27df456902220c759afc9c27e65cbb.jpg\" alt=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" title=\"\u0421\u0442\u0440\u0443\u043a\u0442\u0443\u0440\u0430 \u0441\u043e\u0437\u0434\u0430\u0432\u0430\u0435\u043c\u043e\u0433\u043e \u043c\u043e\u0434\u0443\u043b\u044f &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039; \u0432 Quartus II \u0434\u043b\u044f FPGA\" \/><\/div>\n<\/p>\n<p>\u0414\u043e\u0431\u0430\u0432\u043b\u044e \u0432\u0438\u0434\u0435\u043e \u0440\u0430\u0431\u043e\u0442\u044b \u043f\u0440\u043e\u0448\u0438\u0432\u043a\u0438, \u0447\u0442\u043e\u0431\u044b \u0412\u044b \u0443\u0431\u0435\u0434\u0438\u043b\u0438\u0441\u044c \u0447\u0442\u043e \u0432\u0441\u0435 \u043d\u0430\u043f\u0438\u0441\u0430\u043d\u043d\u043e\u0435 \u043f\u0440\u0430\u0432\u0434\u0430, \u0430 \u0442\u0430\u043a \u0436\u0435 \u0434\u0432\u0430 \u0432\u0430\u0440\u0438\u0430\u043d\u0442\u0430 \u043f\u0440\u043e\u0448\u0438\u0432\u043a\u0438: \u043d\u0430 Verilog \u0438 \u043d\u0430 VHDL. \u0421\u043f\u0430\u0441\u0438\u0431\u043e \u0437\u0430 \u0432\u043d\u0438\u043c\u0430\u043d\u0438\u0435.<\/p>\n<p>\t\t\t\t\t\t\t\t\t<iframe loading=\"lazy\" width=\"420\" height=\"315\" src=\"https:\/\/www.youtube.com\/embed\/iHojoqy92uM?version=3&amp;hl=ru_RU&amp;rel=0\" frameborder=\"0\" allowfullscreen><\/iframe><br \/>\n\t\t\t\t\t\t\t\t\u041f\u0440\u0438\u043a\u0440\u0435\u043f\u043b\u0435\u043d\u043d\u044b\u0435 \u0444\u0430\u0439\u043b\u044b:<\/p>\n<ul>\n<li><a href=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/files\/mc\/files\/mc424_led_case_verilog.zip\">led_case_verilog.zip<\/a> (169 \u041a\u0431)<\/li>\n<li><a href=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/files\/mc\/files\/mc424_led_case_vhdl.zip\">led_case_vhdl.zip<\/a> (160 \u041a\u0431)<\/li>\n<\/ul>\n<\/div>\n","protected":false},"excerpt":{"rendered":"<p>\u041e\u0441\u043d\u043e\u0432\u044b \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II \u0434\u043b\u044f FPGA \u0441 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u043e\u0432\u0430\u043d\u0438\u0435\u043c \u044f\u0437\u044b\u043a\u043e\u0432 VHDL \u0438 Verilog. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441\u0430 \u0434\u0432\u0443\u0445 \u044f\u0437\u044b\u043a\u043e\u0432 \u043d\u0430 \u043f\u0440\u0438\u043c\u0435\u0440\u0435 [&hellip;]<\/p>\n","protected":false},"author":1,"featured_media":61479,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[15,2],"tags":[74,73,2015,75,2017,2024,2023,76,42,1199,2027,36],"class_list":["post-4513","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-avr-pic","category-2","tag-atmega","tag-avr","tag-fpga","tag-pic","tag-quartus-ii","tag-verilog","tag-vhdl","tag-76","tag-42","tag-1199","tag-2027","tag-36","entry"],"aioseo_notices":[],"aioseo_head":"\n\t\t<!-- All in One SEO 4.9.9 - aioseo.com -->\n\t<meta name=\"description\" content=\"\u041e\u0441\u043d\u043e\u0432\u044b \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II \u0434\u043b\u044f FPGA \u0441 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u043e\u0432\u0430\u043d\u0438\u0435\u043c \u044f\u0437\u044b\u043a\u043e\u0432 VHDL \u0438 Verilog. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441\u0430 \u0434\u0432\u0443\u0445 \u044f\u0437\u044b\u043a\u043e\u0432 \u043d\u0430 \u043f\u0440\u0438\u043c\u0435\u0440\u0435 &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039;.\" \/>\n\t<meta name=\"robots\" content=\"max-image-preview:large\" \/>\n\t<meta name=\"author\" content=\"\u0410\u0434\u043c\u0438\u043d\u0438\u0441\u0442\u0440\u0430\u0442\u043e\u0440\"\/>\n\t<meta name=\"google-site-verification\" content=\"SHg5GanVPybrUqaHD5LBjPbLfc2o_wkigtuWhPK_hR0\" \/>\n\t<meta name=\"keywords\" content=\"atmega,avr,fpga,pic,quartus ii,verilog,vhdl,\u043c\u0438\u043a\u0440\u043e\u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440,\u043f\u0440\u0438\u043d\u0446\u0438\u043f\u0438\u0430\u043b\u044c\u043d\u0430\u044f \u0441\u0445\u0435\u043c\u0430,\u043f\u0440\u043e\u0435\u043a\u0442,\u0441\u043e\u0437\u0434\u0430\u043d\u0438\u0435,\u044d\u043b\u0435\u043a\u0442\u0440\u043e\u043d\u0438\u043a\u0430,avr \u0438 pic,\u0432\u0441\u0435 \u0441\u0445\u0435\u043c\u044b\" \/>\n\t<link rel=\"canonical\" href=\"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/\" \/>\n\t<meta name=\"generator\" content=\"All in One SEO (AIOSEO) 4.9.9\" \/>\n\t\t<meta property=\"og:locale\" content=\"ru_RU\" \/>\n\t\t<meta property=\"og:site_name\" content=\"Best Schemes - \u043b\u0443\u0447\u0448\u0438\u0435 \u0440\u0430\u0434\u0438\u043e\u044d\u043b\u0435\u043a\u0442\u0440\u043e\u043d\u043d\u044b\u0435 \u0441\u0445\u0435\u043c\u044b\" \/>\n\t\t<meta property=\"og:type\" content=\"article\" \/>\n\t\t<meta property=\"og:title\" content=\"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c \u2014 \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog | BestSchemes\" \/>\n\t\t<meta property=\"og:description\" content=\"\u041e\u0441\u043d\u043e\u0432\u044b \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II \u0434\u043b\u044f FPGA \u0441 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u043e\u0432\u0430\u043d\u0438\u0435\u043c \u044f\u0437\u044b\u043a\u043e\u0432 VHDL \u0438 Verilog. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441\u0430 \u0434\u0432\u0443\u0445 \u044f\u0437\u044b\u043a\u043e\u0432 \u043d\u0430 \u043f\u0440\u0438\u043c\u0435\u0440\u0435 &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039;.\" \/>\n\t\t<meta property=\"og:url\" content=\"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/\" \/>\n\t\t<meta property=\"og:image\" content=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/4769a630d45a4eccbd690bf96b8715a1.jpg\" \/>\n\t\t<meta property=\"og:image:secure_url\" content=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/4769a630d45a4eccbd690bf96b8715a1.jpg\" \/>\n\t\t<meta property=\"og:image:width\" content=\"652\" \/>\n\t\t<meta property=\"og:image:height\" content=\"447\" \/>\n\t\t<meta property=\"article:published_time\" content=\"2019-02-11T10:24:03+00:00\" \/>\n\t\t<meta property=\"article:modified_time\" content=\"2026-07-06T05:29:36+00:00\" \/>\n\t\t<meta name=\"twitter:card\" content=\"summary\" \/>\n\t\t<meta name=\"twitter:title\" content=\"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c \u2014 \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog | BestSchemes\" \/>\n\t\t<meta name=\"twitter:description\" content=\"\u041e\u0441\u043d\u043e\u0432\u044b \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II \u0434\u043b\u044f FPGA \u0441 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u043e\u0432\u0430\u043d\u0438\u0435\u043c \u044f\u0437\u044b\u043a\u043e\u0432 VHDL \u0438 Verilog. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441\u0430 \u0434\u0432\u0443\u0445 \u044f\u0437\u044b\u043a\u043e\u0432 \u043d\u0430 \u043f\u0440\u0438\u043c\u0435\u0440\u0435 &#039;\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430&#039;.\" \/>\n\t\t<meta name=\"twitter:image\" content=\"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/4769a630d45a4eccbd690bf96b8715a1.jpg\" \/>\n\t\t<script type=\"application\/ld+json\" class=\"aioseo-schema\">\n\t\t\t{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#article\",\"name\":\"FPGA. \\u041f\\u0440\\u043e\\u0441\\u0442\\u043e \\u043e \\u0441\\u043b\\u043e\\u0436\\u043d\\u043e\\u043c \\u2014 \\u0421\\u043e\\u0437\\u0434\\u0430\\u043d\\u0438\\u0435 \\u043f\\u0440\\u043e\\u0435\\u043a\\u0442\\u0430 \\u0432 Quartus II. \\u0421\\u0440\\u0430\\u0432\\u043d\\u0435\\u043d\\u0438\\u0435 VHDL \\u0438 Verilog | BestSchemes\",\"headline\":\"FPGA. \\u041f\\u0440\\u043e\\u0441\\u0442\\u043e \\u043e \\u0441\\u043b\\u043e\\u0436\\u043d\\u043e\\u043c &#8212; \\u0421\\u043e\\u0437\\u0434\\u0430\\u043d\\u0438\\u0435 \\u043f\\u0440\\u043e\\u0435\\u043a\\u0442\\u0430 \\u0432 Quartus II. \\u0421\\u0440\\u0430\\u0432\\u043d\\u0435\\u043d\\u0438\\u0435 VHDL \\u0438 Verilog\",\"author\":{\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/author\\\/admin\\\/#author\"},\"publisher\":{\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/#organization\"},\"image\":{\"@type\":\"ImageObject\",\"url\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/wp-content\\\/uploads\\\/4769a630d45a4eccbd690bf96b8715a1.jpg\",\"width\":652,\"height\":447},\"datePublished\":\"2019-02-11T13:24:03+03:00\",\"dateModified\":\"2026-07-06T08:29:36+03:00\",\"inLanguage\":\"ru-RU\",\"commentCount\":1,\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#webpage\"},\"isPartOf\":{\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#webpage\"},\"articleSection\":\"AVR \\u0438 PIC, \\u0412\\u0441\\u0435 \\u0441\\u0445\\u0435\\u043c\\u044b, atmega, avr, FPGA, pic, Quartus II, Verilog, VHDL, \\u043c\\u0438\\u043a\\u0440\\u043e\\u043a\\u043e\\u043d\\u0442\\u0440\\u043e\\u043b\\u043b\\u0435\\u0440, \\u043f\\u0440\\u0438\\u043d\\u0446\\u0438\\u043f\\u0438\\u0430\\u043b\\u044c\\u043d\\u0430\\u044f \\u0441\\u0445\\u0435\\u043c\\u0430, \\u043f\\u0440\\u043e\\u0435\\u043a\\u0442, \\u0441\\u043e\\u0437\\u0434\\u0430\\u043d\\u0438\\u0435, \\u044d\\u043b\\u0435\\u043a\\u0442\\u0440\\u043e\\u043d\\u0438\\u043a\\u0430\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#breadcrumblist\",\"itemListElement\":[{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio#listItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/skilx.cc\\\/radio\",\"nextItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/#listItem\",\"name\":\"\\u0412\\u0441\\u0435 \\u0441\\u0445\\u0435\\u043c\\u044b\"}},{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/#listItem\",\"position\":2,\"name\":\"\\u0412\\u0441\\u0435 \\u0441\\u0445\\u0435\\u043c\\u044b\",\"item\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/\",\"nextItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\\\/#listItem\",\"name\":\"\\u041c\\u0438\\u043a\\u0440\\u043e\\u043a\\u043e\\u043d\\u0442\\u0440\\u043e\\u043b\\u043b\\u0435\\u0440\\u044b\"},\"previousItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio#listItem\",\"name\":\"Home\"}},{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\\\/#listItem\",\"position\":3,\"name\":\"\\u041c\\u0438\\u043a\\u0440\\u043e\\u043a\\u043e\\u043d\\u0442\\u0440\\u043e\\u043b\\u043b\\u0435\\u0440\\u044b\",\"item\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\\\/\",\"nextItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\\\/avr-pic\\\/#listItem\",\"name\":\"AVR \\u0438 PIC\"},\"previousItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/#listItem\",\"name\":\"\\u0412\\u0441\\u0435 \\u0441\\u0445\\u0435\\u043c\\u044b\"}},{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\\\/avr-pic\\\/#listItem\",\"position\":4,\"name\":\"AVR \\u0438 PIC\",\"item\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\\\/avr-pic\\\/\",\"nextItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#listItem\",\"name\":\"FPGA. \\u041f\\u0440\\u043e\\u0441\\u0442\\u043e \\u043e \\u0441\\u043b\\u043e\\u0436\\u043d\\u043e\\u043c &#8212; \\u0421\\u043e\\u0437\\u0434\\u0430\\u043d\\u0438\\u0435 \\u043f\\u0440\\u043e\\u0435\\u043a\\u0442\\u0430 \\u0432 Quartus II. \\u0421\\u0440\\u0430\\u0432\\u043d\\u0435\\u043d\\u0438\\u0435 VHDL \\u0438 Verilog\"},\"previousItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\\\/#listItem\",\"name\":\"\\u041c\\u0438\\u043a\\u0440\\u043e\\u043a\\u043e\\u043d\\u0442\\u0440\\u043e\\u043b\\u043b\\u0435\\u0440\\u044b\"}},{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#listItem\",\"position\":5,\"name\":\"FPGA. \\u041f\\u0440\\u043e\\u0441\\u0442\\u043e \\u043e \\u0441\\u043b\\u043e\\u0436\\u043d\\u043e\\u043c &#8212; \\u0421\\u043e\\u0437\\u0434\\u0430\\u043d\\u0438\\u0435 \\u043f\\u0440\\u043e\\u0435\\u043a\\u0442\\u0430 \\u0432 Quartus II. \\u0421\\u0440\\u0430\\u0432\\u043d\\u0435\\u043d\\u0438\\u0435 VHDL \\u0438 Verilog\",\"previousItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/category\\\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\\\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\\\/avr-pic\\\/#listItem\",\"name\":\"AVR \\u0438 PIC\"}}]},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/#organization\",\"name\":\"BestSchemes\",\"description\":\"\\u041b\\u0443\\u0447\\u0448\\u0438\\u0435 \\u0440\\u0430\\u0434\\u0438\\u043e\\u043b\\u044e\\u0431\\u0438\\u0442\\u0435\\u043b\\u044c\\u0441\\u043a\\u0438\\u0435 \\u0441\\u0445\\u0435\\u043c\\u044b \\u0438 \\u0441\\u0442\\u0430\\u0442\\u044c\\u0438 \\u043e\\u0431 \\u044d\\u043b\\u0435\\u043a\\u0442\\u0440\\u043e\\u043d\\u0438\\u043a\\u0435\",\"url\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/\",\"logo\":{\"@type\":\"ImageObject\",\"url\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/wp-content\\\/uploads\\\/2019\\\/02\\\/cropped-favicon.png\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#organizationLogo\",\"width\":120,\"height\":120},\"image\":{\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#organizationLogo\"}},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/author\\\/admin\\\/#author\",\"url\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/author\\\/admin\\\/\",\"name\":\"\\u0410\\u0434\\u043c\\u0438\\u043d\\u0438\\u0441\\u0442\\u0440\\u0430\\u0442\\u043e\\u0440\",\"image\":{\"@type\":\"ImageObject\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#authorImage\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/b87d54135fb6b3a0335919605ea1259e43d5daa9ac305322e4220be10f0c5e0c?s=96&d=mm&r=g\",\"width\":96,\"height\":96,\"caption\":\"\\u0410\\u0434\\u043c\\u0438\\u043d\\u0438\\u0441\\u0442\\u0440\\u0430\\u0442\\u043e\\u0440\"}},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#webpage\",\"url\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/\",\"name\":\"FPGA. \\u041f\\u0440\\u043e\\u0441\\u0442\\u043e \\u043e \\u0441\\u043b\\u043e\\u0436\\u043d\\u043e\\u043c \\u2014 \\u0421\\u043e\\u0437\\u0434\\u0430\\u043d\\u0438\\u0435 \\u043f\\u0440\\u043e\\u0435\\u043a\\u0442\\u0430 \\u0432 Quartus II. \\u0421\\u0440\\u0430\\u0432\\u043d\\u0435\\u043d\\u0438\\u0435 VHDL \\u0438 Verilog | BestSchemes\",\"description\":\"\\u041e\\u0441\\u043d\\u043e\\u0432\\u044b \\u0441\\u043e\\u0437\\u0434\\u0430\\u043d\\u0438\\u044f \\u043f\\u0440\\u043e\\u0435\\u043a\\u0442\\u0430 \\u0432 Quartus II \\u0434\\u043b\\u044f FPGA \\u0441 \\u0438\\u0441\\u043f\\u043e\\u043b\\u044c\\u0437\\u043e\\u0432\\u0430\\u043d\\u0438\\u0435\\u043c \\u044f\\u0437\\u044b\\u043a\\u043e\\u0432 VHDL \\u0438 Verilog. \\u0421\\u0440\\u0430\\u0432\\u043d\\u0435\\u043d\\u0438\\u0435 \\u0441\\u0438\\u043d\\u0442\\u0430\\u043a\\u0441\\u0438\\u0441\\u0430 \\u0434\\u0432\\u0443\\u0445 \\u044f\\u0437\\u044b\\u043a\\u043e\\u0432 \\u043d\\u0430 \\u043f\\u0440\\u0438\\u043c\\u0435\\u0440\\u0435 '\\u0431\\u0435\\u0433\\u0443\\u0449\\u0435\\u0433\\u043e \\u043e\\u0433\\u043e\\u043d\\u044c\\u043a\\u0430'.\",\"inLanguage\":\"ru-RU\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/#website\"},\"breadcrumb\":{\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#breadcrumblist\"},\"author\":{\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/author\\\/admin\\\/#author\"},\"creator\":{\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/author\\\/admin\\\/#author\"},\"image\":{\"@type\":\"ImageObject\",\"url\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/wp-content\\\/uploads\\\/4769a630d45a4eccbd690bf96b8715a1.jpg\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#mainImage\",\"width\":652,\"height\":447},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\\\/#mainImage\"},\"datePublished\":\"2019-02-11T13:24:03+03:00\",\"dateModified\":\"2026-07-06T08:29:36+03:00\"},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/#website\",\"url\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/\",\"name\":\"BestSchemes\",\"description\":\"\\u041b\\u0443\\u0447\\u0448\\u0438\\u0435 \\u0440\\u0430\\u0434\\u0438\\u043e\\u043b\\u044e\\u0431\\u0438\\u0442\\u0435\\u043b\\u044c\\u0441\\u043a\\u0438\\u0435 \\u0441\\u0445\\u0435\\u043c\\u044b \\u0438 \\u0441\\u0442\\u0430\\u0442\\u044c\\u0438 \\u043e\\u0431 \\u044d\\u043b\\u0435\\u043a\\u0442\\u0440\\u043e\\u043d\\u0438\\u043a\\u0435\",\"inLanguage\":\"ru-RU\",\"publisher\":{\"@id\":\"https:\\\/\\\/skilx.cc\\\/radio\\\/#organization\"}}]}\n\t\t<\/script>\n\t\t<!-- All in One SEO -->\n\n","aioseo_head_json":{"title":"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c \u2014 \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog | BestSchemes","description":"\u041e\u0441\u043d\u043e\u0432\u044b \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II \u0434\u043b\u044f FPGA \u0441 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u043e\u0432\u0430\u043d\u0438\u0435\u043c \u044f\u0437\u044b\u043a\u043e\u0432 VHDL \u0438 Verilog. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441\u0430 \u0434\u0432\u0443\u0445 \u044f\u0437\u044b\u043a\u043e\u0432 \u043d\u0430 \u043f\u0440\u0438\u043c\u0435\u0440\u0435 '\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430'.","canonical_url":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/","robots":"max-image-preview:large","keywords":"atmega,avr,fpga,pic,quartus ii,verilog,vhdl,\u043c\u0438\u043a\u0440\u043e\u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440,\u043f\u0440\u0438\u043d\u0446\u0438\u043f\u0438\u0430\u043b\u044c\u043d\u0430\u044f \u0441\u0445\u0435\u043c\u0430,\u043f\u0440\u043e\u0435\u043a\u0442,\u0441\u043e\u0437\u0434\u0430\u043d\u0438\u0435,\u044d\u043b\u0435\u043a\u0442\u0440\u043e\u043d\u0438\u043a\u0430,avr \u0438 pic,\u0432\u0441\u0435 \u0441\u0445\u0435\u043c\u044b","webmasterTools":{"google-site-verification":"SHg5GanVPybrUqaHD5LBjPbLfc2o_wkigtuWhPK_hR0","miscellaneous":""},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#article","name":"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c \u2014 \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog | BestSchemes","headline":"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c &#8212; \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog","author":{"@id":"https:\/\/skilx.cc\/radio\/author\/admin\/#author"},"publisher":{"@id":"https:\/\/skilx.cc\/radio\/#organization"},"image":{"@type":"ImageObject","url":"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/4769a630d45a4eccbd690bf96b8715a1.jpg","width":652,"height":447},"datePublished":"2019-02-11T13:24:03+03:00","dateModified":"2026-07-06T08:29:36+03:00","inLanguage":"ru-RU","commentCount":1,"mainEntityOfPage":{"@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#webpage"},"isPartOf":{"@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#webpage"},"articleSection":"AVR \u0438 PIC, \u0412\u0441\u0435 \u0441\u0445\u0435\u043c\u044b, atmega, avr, FPGA, pic, Quartus II, Verilog, VHDL, \u043c\u0438\u043a\u0440\u043e\u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440, \u043f\u0440\u0438\u043d\u0446\u0438\u043f\u0438\u0430\u043b\u044c\u043d\u0430\u044f \u0441\u0445\u0435\u043c\u0430, \u043f\u0440\u043e\u0435\u043a\u0442, \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u0435, \u044d\u043b\u0435\u043a\u0442\u0440\u043e\u043d\u0438\u043a\u0430"},{"@type":"BreadcrumbList","@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#breadcrumblist","itemListElement":[{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio#listItem","position":1,"name":"Home","item":"https:\/\/skilx.cc\/radio","nextItem":{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/#listItem","name":"\u0412\u0441\u0435 \u0441\u0445\u0435\u043c\u044b"}},{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/#listItem","position":2,"name":"\u0412\u0441\u0435 \u0441\u0445\u0435\u043c\u044b","item":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/","nextItem":{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/#listItem","name":"\u041c\u0438\u043a\u0440\u043e\u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440\u044b"},"previousItem":{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio#listItem","name":"Home"}},{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/#listItem","position":3,"name":"\u041c\u0438\u043a\u0440\u043e\u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440\u044b","item":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/","nextItem":{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/avr-pic\/#listItem","name":"AVR \u0438 PIC"},"previousItem":{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/#listItem","name":"\u0412\u0441\u0435 \u0441\u0445\u0435\u043c\u044b"}},{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/avr-pic\/#listItem","position":4,"name":"AVR \u0438 PIC","item":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/avr-pic\/","nextItem":{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#listItem","name":"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c &#8212; \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog"},"previousItem":{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/#listItem","name":"\u041c\u0438\u043a\u0440\u043e\u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440\u044b"}},{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#listItem","position":5,"name":"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c &#8212; \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog","previousItem":{"@type":"ListItem","@id":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/avr-pic\/#listItem","name":"AVR \u0438 PIC"}}]},{"@type":"Organization","@id":"https:\/\/skilx.cc\/radio\/#organization","name":"BestSchemes","description":"\u041b\u0443\u0447\u0448\u0438\u0435 \u0440\u0430\u0434\u0438\u043e\u043b\u044e\u0431\u0438\u0442\u0435\u043b\u044c\u0441\u043a\u0438\u0435 \u0441\u0445\u0435\u043c\u044b \u0438 \u0441\u0442\u0430\u0442\u044c\u0438 \u043e\u0431 \u044d\u043b\u0435\u043a\u0442\u0440\u043e\u043d\u0438\u043a\u0435","url":"https:\/\/skilx.cc\/radio\/","logo":{"@type":"ImageObject","url":"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/2019\/02\/cropped-favicon.png","@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#organizationLogo","width":120,"height":120},"image":{"@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#organizationLogo"}},{"@type":"Person","@id":"https:\/\/skilx.cc\/radio\/author\/admin\/#author","url":"https:\/\/skilx.cc\/radio\/author\/admin\/","name":"\u0410\u0434\u043c\u0438\u043d\u0438\u0441\u0442\u0440\u0430\u0442\u043e\u0440","image":{"@type":"ImageObject","@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#authorImage","url":"https:\/\/secure.gravatar.com\/avatar\/b87d54135fb6b3a0335919605ea1259e43d5daa9ac305322e4220be10f0c5e0c?s=96&d=mm&r=g","width":96,"height":96,"caption":"\u0410\u0434\u043c\u0438\u043d\u0438\u0441\u0442\u0440\u0430\u0442\u043e\u0440"}},{"@type":"WebPage","@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#webpage","url":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/","name":"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c \u2014 \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog | BestSchemes","description":"\u041e\u0441\u043d\u043e\u0432\u044b \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II \u0434\u043b\u044f FPGA \u0441 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u043e\u0432\u0430\u043d\u0438\u0435\u043c \u044f\u0437\u044b\u043a\u043e\u0432 VHDL \u0438 Verilog. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441\u0430 \u0434\u0432\u0443\u0445 \u044f\u0437\u044b\u043a\u043e\u0432 \u043d\u0430 \u043f\u0440\u0438\u043c\u0435\u0440\u0435 '\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430'.","inLanguage":"ru-RU","isPartOf":{"@id":"https:\/\/skilx.cc\/radio\/#website"},"breadcrumb":{"@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#breadcrumblist"},"author":{"@id":"https:\/\/skilx.cc\/radio\/author\/admin\/#author"},"creator":{"@id":"https:\/\/skilx.cc\/radio\/author\/admin\/#author"},"image":{"@type":"ImageObject","url":"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/4769a630d45a4eccbd690bf96b8715a1.jpg","@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#mainImage","width":652,"height":447},"primaryImageOfPage":{"@id":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/#mainImage"},"datePublished":"2019-02-11T13:24:03+03:00","dateModified":"2026-07-06T08:29:36+03:00"},{"@type":"WebSite","@id":"https:\/\/skilx.cc\/radio\/#website","url":"https:\/\/skilx.cc\/radio\/","name":"BestSchemes","description":"\u041b\u0443\u0447\u0448\u0438\u0435 \u0440\u0430\u0434\u0438\u043e\u043b\u044e\u0431\u0438\u0442\u0435\u043b\u044c\u0441\u043a\u0438\u0435 \u0441\u0445\u0435\u043c\u044b \u0438 \u0441\u0442\u0430\u0442\u044c\u0438 \u043e\u0431 \u044d\u043b\u0435\u043a\u0442\u0440\u043e\u043d\u0438\u043a\u0435","inLanguage":"ru-RU","publisher":{"@id":"https:\/\/skilx.cc\/radio\/#organization"}}]},"og:locale":"ru_RU","og:site_name":"Best Schemes - \u043b\u0443\u0447\u0448\u0438\u0435 \u0440\u0430\u0434\u0438\u043e\u044d\u043b\u0435\u043a\u0442\u0440\u043e\u043d\u043d\u044b\u0435 \u0441\u0445\u0435\u043c\u044b","og:type":"article","og:title":"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c \u2014 \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog | BestSchemes","og:description":"\u041e\u0441\u043d\u043e\u0432\u044b \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II \u0434\u043b\u044f FPGA \u0441 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u043e\u0432\u0430\u043d\u0438\u0435\u043c \u044f\u0437\u044b\u043a\u043e\u0432 VHDL \u0438 Verilog. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441\u0430 \u0434\u0432\u0443\u0445 \u044f\u0437\u044b\u043a\u043e\u0432 \u043d\u0430 \u043f\u0440\u0438\u043c\u0435\u0440\u0435 '\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430'.","og:url":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/","og:image":"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/4769a630d45a4eccbd690bf96b8715a1.jpg","og:image:secure_url":"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/4769a630d45a4eccbd690bf96b8715a1.jpg","og:image:width":652,"og:image:height":447,"article:published_time":"2019-02-11T10:24:03+00:00","article:modified_time":"2026-07-06T05:29:36+00:00","twitter:card":"summary","twitter:title":"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c \u2014 \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog | BestSchemes","twitter:description":"\u041e\u0441\u043d\u043e\u0432\u044b \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II \u0434\u043b\u044f FPGA \u0441 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u043e\u0432\u0430\u043d\u0438\u0435\u043c \u044f\u0437\u044b\u043a\u043e\u0432 VHDL \u0438 Verilog. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441\u0430 \u0434\u0432\u0443\u0445 \u044f\u0437\u044b\u043a\u043e\u0432 \u043d\u0430 \u043f\u0440\u0438\u043c\u0435\u0440\u0435 '\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430'.","twitter:image":"https:\/\/skilx.cc\/radio\/wp-content\/uploads\/4769a630d45a4eccbd690bf96b8715a1.jpg"},"aioseo_meta_data":{"post_id":"4513","title":null,"description":"\u041e\u0441\u043d\u043e\u0432\u044b \u0441\u043e\u0437\u0434\u0430\u043d\u0438\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II \u0434\u043b\u044f FPGA \u0441 \u0438\u0441\u043f\u043e\u043b\u044c\u0437\u043e\u0432\u0430\u043d\u0438\u0435\u043c \u044f\u0437\u044b\u043a\u043e\u0432 VHDL \u0438 Verilog. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438\u0441\u0430 \u0434\u0432\u0443\u0445 \u044f\u0437\u044b\u043a\u043e\u0432 \u043d\u0430 \u043f\u0440\u0438\u043c\u0435\u0440\u0435 '\u0431\u0435\u0433\u0443\u0449\u0435\u0433\u043e \u043e\u0433\u043e\u043d\u044c\u043a\u0430'.","keywords":null,"keyphrases":{"focus":{"keyphrase":"FPGA Quartus II VHDL","score":0,"analysis":[]},"additional":[]},"primary_term":null,"canonical_url":null,"og_title":null,"og_description":null,"og_object_type":"default","og_image_type":"default","og_image_url":null,"og_image_width":null,"og_image_height":null,"og_image_custom_url":null,"og_image_custom_fields":null,"og_video":null,"og_custom_url":null,"og_article_section":null,"og_article_tags":null,"twitter_use_og":false,"twitter_card":"default","twitter_image_type":"default","twitter_image_url":null,"twitter_image_custom_url":null,"twitter_image_custom_fields":null,"twitter_title":null,"twitter_description":null,"schema":{"blockGraphs":[],"customGraphs":[],"default":{"data":{"Article":[],"Course":[],"Dataset":[],"FAQPage":[],"Movie":[],"Person":[],"Product":[],"ProductReview":[],"Car":[],"Recipe":[],"Service":[],"SoftwareApplication":[],"WebPage":[]},"graphName":"","isEnabled":true},"graphs":[],"defaultGraph":"","defaultPostTypeGraph":""},"schema_type":null,"schema_type_options":null,"pillar_content":false,"robots_default":true,"robots_noindex":false,"robots_noarchive":false,"robots_nosnippet":false,"robots_nofollow":false,"robots_noimageindex":false,"robots_noodp":false,"robots_notranslate":false,"robots_max_snippet":null,"robots_max_videopreview":null,"robots_max_imagepreview":"large","priority":null,"frequency":null,"local_seo":null,"breadcrumb_settings":null,"limit_modified_date":false,"ai":null,"created":"2020-12-21 08:27:00","updated":"2026-07-06 08:29:37","seo_analyzer_scan_date":null},"aioseo_breadcrumb":"<div class=\"aioseo-breadcrumbs\"><span class=\"aioseo-breadcrumb\">\n\t\t\t<a href=\"https:\/\/skilx.cc\/radio\" title=\"Home\">Home<\/a>\n\t\t<\/span><span class=\"aioseo-breadcrumb-separator\">&raquo;<\/span><span class=\"aioseo-breadcrumb\">\n\t\t\t<a href=\"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/\" title=\"\u0412\u0441\u0435 \u0441\u0445\u0435\u043c\u044b\">\u0412\u0441\u0435 \u0441\u0445\u0435\u043c\u044b<\/a>\n\t\t<\/span><span class=\"aioseo-breadcrumb-separator\">&raquo;<\/span><span class=\"aioseo-breadcrumb\">\n\t\t\t<a href=\"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/\" title=\"\u041c\u0438\u043a\u0440\u043e\u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440\u044b\">\u041c\u0438\u043a\u0440\u043e\u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440\u044b<\/a>\n\t\t<\/span><span class=\"aioseo-breadcrumb-separator\">&raquo;<\/span><span class=\"aioseo-breadcrumb\">\n\t\t\t<a href=\"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/avr-pic\/\" title=\"AVR \u0438 PIC\">AVR \u0438 PIC<\/a>\n\t\t<\/span><span class=\"aioseo-breadcrumb-separator\">&raquo;<\/span><span class=\"aioseo-breadcrumb\">\n\t\t\tFPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c \u2014 \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog\n\t\t<\/span><\/div>","aioseo_breadcrumb_json":[{"label":"Home","link":"https:\/\/skilx.cc\/radio"},{"label":"\u0412\u0441\u0435 \u0441\u0445\u0435\u043c\u044b","link":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/"},{"label":"\u041c\u0438\u043a\u0440\u043e\u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440\u044b","link":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/"},{"label":"AVR \u0438 PIC","link":"https:\/\/skilx.cc\/radio\/category\/%d0%b2%d1%81%d0%b5-%d1%81%d1%85%d0%b5%d0%bc%d1%8b\/%d0%bc%d0%b8%d0%ba%d1%80%d0%be%d0%ba%d0%be%d0%bd%d1%82%d1%80%d0%be%d0%bb%d0%bb%d0%b5%d1%80%d1%8b\/avr-pic\/"},{"label":"FPGA. \u041f\u0440\u043e\u0441\u0442\u043e \u043e \u0441\u043b\u043e\u0436\u043d\u043e\u043c &#8212; \u0421\u043e\u0437\u0434\u0430\u043d\u0438\u0435 \u043f\u0440\u043e\u0435\u043a\u0442\u0430 \u0432 Quartus II. \u0421\u0440\u0430\u0432\u043d\u0435\u043d\u0438\u0435 VHDL \u0438 Verilog","link":"https:\/\/skilx.cc\/radio\/fpga-%d0%bf%d1%80%d0%be%d1%81%d1%82%d0%be-%d0%be-%d1%81%d0%bb%d0%be%d0%b6%d0%bd%d0%be%d0%bc-%d1%81%d0%be%d0%b7%d0%b4%d0%b0%d0%bd%d0%b8%d0%b5-%d0%bf%d1%80%d0%be%d0%b5%d0%ba%d1%82%d0%b0-%d0%b2-quartu\/"}],"_links":{"self":[{"href":"https:\/\/skilx.cc\/radio\/wp-json\/wp\/v2\/posts\/4513","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/skilx.cc\/radio\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/skilx.cc\/radio\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/skilx.cc\/radio\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/skilx.cc\/radio\/wp-json\/wp\/v2\/comments?post=4513"}],"version-history":[{"count":2,"href":"https:\/\/skilx.cc\/radio\/wp-json\/wp\/v2\/posts\/4513\/revisions"}],"predecessor-version":[{"id":62284,"href":"https:\/\/skilx.cc\/radio\/wp-json\/wp\/v2\/posts\/4513\/revisions\/62284"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/skilx.cc\/radio\/wp-json\/wp\/v2\/media\/61479"}],"wp:attachment":[{"href":"https:\/\/skilx.cc\/radio\/wp-json\/wp\/v2\/media?parent=4513"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/skilx.cc\/radio\/wp-json\/wp\/v2\/categories?post=4513"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/skilx.cc\/radio\/wp-json\/wp\/v2\/tags?post=4513"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}